{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:12Z","timestamp":1772163972692,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,6,14]],"date-time":"2006-06-14T00:00:00Z","timestamp":1150243200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,6,14]]},"DOI":"10.1145\/1134650.1134675","type":"proceedings-article","created":{"date-parts":[[2006,7,24]],"date-time":"2006-07-24T12:53:01Z","timestamp":1153745581000},"page":"173-181","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Bypass aware instruction scheduling for register file power reduction"],"prefix":"10.1145","author":[{"given":"Sanghyun","family":"Park","sequence":"first","affiliation":[{"name":"Seoul National University, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[{"name":"University of California, Irvine"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[{"name":"University of California, Irvine"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Nicolau","sequence":"additional","affiliation":[{"name":"University of California, Irvine"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunheung","family":"Paek","sequence":"additional","affiliation":[{"name":"Seoul National University, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eugene","family":"Earlie","sequence":"additional","affiliation":[{"name":"Intel"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:IJPP.0000004510.66751.2e"},{"key":"e_1_3_2_1_2_1","volume-title":"Profile-based dynamic voltage scheduling using program checkpoints in the copper framework","author":"Azevedo A.","year":"2002","unstructured":"A. Azevedo , I. Issenin , R. Cornea , R. Gupta , N. Dutt , A. Veidenbaum , and A. Nicolau . Profile-based dynamic voltage scheduling using program checkpoints in the copper framework , 2002 . A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau. Profile-based dynamic voltage scheduling using program checkpoints in the copper framework, 2002."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564029"},{"key":"e_1_3_2_1_4_1","volume-title":"International Symposium on Microelectronics","author":"Deeney J.","year":"2002","unstructured":"J. Deeney . Thermal modeling and measurement of large high power silicon devices with asymmetric power distribution . In International Symposium on Microelectronics , 2002 . J. Deeney. Thermal modeling and measurement of large high power silicon devices with asymmetric power distribution. In International Symposium on Microelectronics, 2002."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/225160.225210"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782565"},{"key":"e_1_3_2_1_7_1","volume-title":"Intel Technology Journal","author":"Gunther S. H.","year":"2001","unstructured":"S. H. Gunther , F. Binns , D. M. Carmean , and J. C. Hall . The impact of increasing microprocessor power consumption . In Intel Technology Journal , 2001 . S. H. Gunther, F. Binns, D. M. Carmean, and J. C. Hall. The impact of increasing microprocessor power consumption. In Intel Technology Journal, 2001."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.16"},{"key":"e_1_3_2_1_10_1","volume-title":"Synopsys Design Compiler","year":"2001","unstructured":"http:\/\/www.synopsys.com\/products\/logic\/design_compiler.html. Synopsys Design Compiler , 2001 . http:\/\/www.synopsys.com\/products\/logic\/design_compiler.html. Synopsys Design Compiler, 2001."},{"key":"e_1_3_2_1_11_1","unstructured":"Z. Hu and M. Martonosi. Reducing register file power consumption by exploiting value lifetime.  Z. Hu and M. Martonosi. Reducing register file power consumption by exploiting value lifetime."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155115"},{"key":"e_1_3_2_1_13_1","unstructured":"Intel Corporation http:\/\/www.intel.com\/design\/iio\/manuals\/273411.htm. Intel 80200 Processor based on Intel XScale Microarchitecture.  Intel Corporation http:\/\/www.intel.com\/design\/iio\/manuals\/273411.htm. Intel 80200 Processor based on Intel XScale Microarchitecture."},{"key":"e_1_3_2_1_14_1","unstructured":"Intel Corporation http:\/\/www.intel.com\/design\/intelxscale\/273473.htm. Intel XScale(R) Core: Developer's Manual.  Intel Corporation http:\/\/www.intel.com\/design\/intelxscale\/273473.htm. Intel XScale(R) Core: Developer's Manual."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263336"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782839"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774880"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.236"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES+ISSS.2004.43"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/827245.827319"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.959862"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383091"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280943"}],"event":{"name":"LCTES06: Languages, Compilers, and Tools for Embedded Systems 2006","location":"Ottawa Ontario Canada","acronym":"LCTES06","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 2006 ACM SIGPLAN\/SIGBED conference on Language, compilers, and tool support for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1134650.1134675","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1134650.1134675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:22:47Z","timestamp":1750263767000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1134650.1134675"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,6,14]]},"references-count":24,"alternative-id":["10.1145\/1134650.1134675","10.1145\/1134650"],"URL":"https:\/\/doi.org\/10.1145\/1134650.1134675","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1159974.1134675","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2006,6,14]]},"assertion":[{"value":"2006-06-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}