{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:42:28Z","timestamp":1750308148098,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2006,6,1]],"date-time":"2006-06-01T00:00:00Z","timestamp":1149120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2006,6]]},"abstract":"<jats:p>Traditional dynamic scheduler designs use one issue queue entry per instruction, regardless of the actual number of operands actively involved in the wakeup process. We propose Instruction Packing---a novel microarchitectural technique that reduces both delay and power consumption of the issue queue by sharing the associative part of an issue queue entry between two instructions, each with, at most, one nonready register source operand at the time of dispatch. Our results show that this technique results in 40% reduction of the IQ power and 14% reduction in scheduling delay with negligible IPC degradations.<\/jats:p>","DOI":"10.1145\/1138035.1138037","type":"journal-article","created":{"date-parts":[[2006,7,25]],"date-time":"2006-07-25T14:14:26Z","timestamp":1153836866000},"page":"156-181","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Instruction packing"],"prefix":"10.1145","volume":"3","author":[{"given":"Joseph J.","family":"Sharkey","sequence":"first","affiliation":[{"name":"State University of New York at Binghamton, Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry V.","family":"Ponomarev","sequence":"additional","affiliation":[{"name":"State University of New York at Binghamton, Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanad","family":"Ghose","sequence":"additional","affiliation":[{"name":"State University of New York at Binghamton, Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oguz","family":"Ergin","sequence":"additional","affiliation":[{"name":"TOBB Economics and Technology University, Ankara, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,6]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 10","author":"Abella J.","year":"2004","unstructured":"Abella , J. and Gonzalez , A . 2004. Low-complexity distributed issue queue . In Proceedings of the International Symposium on High Performance Computer Architecture. 10 .1109\/HPCA. 2004 .10013 Abella, J. and Gonzalez, A. 2004. Low-complexity distributed issue queue. In Proceedings of the International Symposium on High Performance Computer Architecture. 10.1109\/HPCA.2004.10013"},{"volume-title":"Proceedings of the International Conference on Computer Design.","author":"Aggarwal A.","unstructured":"Aggarwal , A. et al. 2004. Defining wakeup width for efficient dynamic scheduling . In Proceedings of the International Conference on Computer Design. Aggarwal, A. et al. 2004. Defining wakeup width for efficient dynamic scheduling. In Proceedings of the International Conference on Computer Design.","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the International Symposium on Microarchtiecture. 10","author":"Bracy A.","year":"2004","unstructured":"Bracy , A. et al. 2004. Dataflow mini-graphs: Amplifying superscalar capacity and bandwidth . In Proceedings of the International Symposium on Microarchtiecture. 10 .1109\/MICRO. 2004 .15 Bracy, A. et al. 2004. Dataflow mini-graphs: Amplifying superscalar capacity and bandwidth. In Proceedings of the International Symposium on Microarchtiecture. 10.1109\/MICRO.2004.15"},{"volume-title":"Proceedings of the International Symposium on Microarchitecture.","author":"Brown M.","unstructured":"Brown , M. , Stark , J. , and Patt , Y . 2001. Select-free instruction scheduling logic . In Proceedings of the International Symposium on Microarchitecture. Brown, M., Stark, J., and Patt, Y. 2001. Select-free instruction scheduling logic. In Proceedings of the International Symposium on Microarchitecture.","key":"e_1_2_1_4_1"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the International Symposium on Microarchitecture.","author":"Brekelbaum E.","year":"2002","unstructured":"Brekelbaum , E. 2002 . Hierarchical scheduling windows . In Proceedings of the International Symposium on Microarchitecture. Brekelbaum, E. 2002. Hierarchical scheduling windows. In Proceedings of the International Symposium on Microarchitecture."},{"doi-asserted-by":"crossref","unstructured":"Burger D. and Austin T. M. 1997. The simpleScalar tool set: Version 2.0. Technical Report Department of CS Univ. of Wisconsin-Madison June and documentation for all Simple Scaler releases.  Burger D. and Austin T. M. 1997. The simpleScalar tool set: Version 2.0. Technical Report Department of CS Univ. of Wisconsin-Madison June and documentation for all Simple Scaler releases.","key":"e_1_2_1_6_1","DOI":"10.1145\/268806.268810"},{"volume-title":"Proceedings of the Great Lakes Symposium on VLSI Design. 10","author":"Buyuktosunoglu A.","unstructured":"Buyuktosunoglu , A. et al. 2001. A circuit-level implementation of an adaptive issue queue for power-aware microprocessors . In Proceedings of the Great Lakes Symposium on VLSI Design. 10 .1145\/368122.368807 Buyuktosunoglu, A. et al. 2001. A circuit-level implementation of an adaptive issue queue for power-aware microprocessors. In Proceedings of the Great Lakes Symposium on VLSI Design. 10.1145\/368122.368807","key":"e_1_2_1_7_1"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture. 10","author":"Buyuktosunoglu A.","unstructured":"Buyuktosunoglu , A. et al. 2003. Energy-efficient co-adaptive instruction fetch and issue . In Proceedings of the International Symposium on Computer Architecture. 10 .1145\/859618.859636 Buyuktosunoglu, A. et al. 2003. Energy-efficient co-adaptive instruction fetch and issue. In Proceedings of the International Symposium on Computer Architecture. 10.1145\/859618.859636","key":"e_1_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_9_1","DOI":"10.1145\/335231.335263"},{"volume-title":"Proceedings of the International Conference on Supercomputing. 10","author":"Canal R.","unstructured":"Canal , R. and Gonzalez , A . 2001. Reducing the complexity of the issue logic . In Proceedings of the International Conference on Supercomputing. 10 .1145\/377792.377854 Canal, R. and Gonzalez, A. 2001. Reducing the complexity of the issue logic. In Proceedings of the International Conference on Supercomputing. 10.1145\/377792.377854","key":"e_1_2_1_10_1"},{"unstructured":"Compaq Computer Cor. 1999. Alpha. 21264 Microprocessor hardware reference manual. July.  Compaq Computer Cor. 1999. Alpha. 21264 Microprocessor hardware reference manual. July.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 10","author":"Cristal A.","year":"2004","unstructured":"Cristal , A. et al. 2004. Out-of-order commit processors . In Proceedings of the International Symposium on High Performance Computer Architecture. 10 .1109\/HPCA. 2004 .10008 Cristal, A. et al. 2004. Out-of-order commit processors. In Proceedings of the International Symposium on High Performance Computer Architecture. 10.1109\/HPCA.2004.10008"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 10","author":"Ehrhart T.","year":"2004","unstructured":"Ehrhart , T. and Patel , S . 2004. Reducing the scheduling critical cycle using wakeup prediction . In Proceedings of the International Symposium on High Performance Computer Architecture. 10 .1109\/HPCA. 2004 .10016 Ehrhart, T. and Patel, S. 2004. Reducing the scheduling critical cycle using wakeup prediction. In Proceedings of the International Symposium on High Performance Computer Architecture. 10.1109\/HPCA.2004.10016"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture.","author":"Ernst D.","unstructured":"Ernst , D. and Austin , T . 2002. Efficient dynamic scheduling through tag elimination . In Proceedings of the International Symposium on Computer Architecture. Ernst, D. and Austin, T. 2002. Efficient dynamic scheduling through tag elimination. In Proceedings of the International Symposium on Computer Architecture.","key":"e_1_2_1_14_1"},{"volume-title":"Proceedings of the 2nd Workshop on Duplicating, Deconstructing, and Debunking, June.","author":"Ernst D.","unstructured":"Ernst , D. and Austin , T . 2003a. Practical selective replay for reduced-tag schedulers . In Proceedings of the 2nd Workshop on Duplicating, Deconstructing, and Debunking, June. Ernst, D. and Austin, T. 2003a. Practical selective replay for reduced-tag schedulers. In Proceedings of the 2nd Workshop on Duplicating, Deconstructing, and Debunking, June.","key":"e_1_2_1_15_1"},{"volume-title":"Proceedings of the International Symposium On Computer Architecture. 10","author":"Ernst D.","unstructured":"Ernst , D. , Hamel , A. , and Austin , T . 2003b. Cyclone: a broadcast-free dynamic instruction scheduler with selective replay . In Proceedings of the International Symposium On Computer Architecture. 10 .1145\/859618.859647 Ernst, D., Hamel, A., and Austin, T. 2003b. Cyclone: a broadcast-free dynamic instruction scheduler with selective replay. In Proceedings of the International Symposium On Computer Architecture. 10.1145\/859618.859647","key":"e_1_2_1_16_1"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture. 10","author":"Folegnani D.","unstructured":"Folegnani , D. and Gonzalez , A . 2001. Energy-effective issue logic . In Proceedings of the International Symposium on Computer Architecture. 10 .1145\/379240.379266 Folegnani, D. and Gonzalez, A. 2001. Energy-effective issue logic. In Proceedings of the International Symposium on Computer Architecture. 10.1145\/379240.379266","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 10","author":"Hu J.","year":"2004","unstructured":"Hu , J. , Vijaykrishnan , N. and Irwin , M . 2004. Exploring wakeup-free instruction scheduling . In Proceedings of the International Symposium on High Performance Computer Architecture. 10 .1109\/HPCA. 2004 .10014 Hu, J., Vijaykrishnan, N. and Irwin, M. 2004. Exploring wakeup-free instruction scheduling. In Proceedings of the International Symposium on High Performance Computer Architecture. 10.1109\/HPCA.2004.10014"},{"volume-title":"Proceedings of the International Symposium on Low-Power Electronics and Design. 10","author":"Huang A.","unstructured":"Huang , A. et al. 2002. Energy-efficient hybrid wakeup logic . In Proceedings of the International Symposium on Low-Power Electronics and Design. 10 .1145\/566408.566456 Huang, A. et al. 2002. Energy-efficient hybrid wakeup logic. In Proceedings of the International Symposium on Low-Power Electronics and Design. 10.1145\/566408.566456","key":"e_1_2_1_19_1"},{"volume-title":"Proceedings of the 35th ACM\/IEEE Design Automation Conference. 10","author":"Gowan M.","unstructured":"Gowan , M. , Biro , L. , and Jackson , D . 1998. Power considerations in the design of the alpha 21264 microprocessor . In Proceedings of the 35th ACM\/IEEE Design Automation Conference. 10 .1145\/277044.277226 Gowan, M., Biro, L., and Jackson, D. 1998. Power considerations in the design of the alpha 21264 microprocessor. In Proceedings of the 35th ACM\/IEEE Design Automation Conference. 10.1145\/277044.277226","key":"e_1_2_1_20_1"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture. 10","author":"Kim I.","unstructured":"Kim , I. and Lipasti , M . 2003a. Half-price architecture . In Proceedings of the International Symposium on Computer Architecture. 10 .1145\/859618.859623 Kim, I. and Lipasti, M. 2003a. Half-price architecture. In Proceedings of the International Symposium on Computer Architecture. 10.1145\/859618.859623","key":"e_1_2_1_21_1"},{"volume-title":"Proceedings of the International Symposium on Microarchitecture.","author":"Kim I.","unstructured":"Kim , I. and Lipasti , M . 2003b. Macro-op scheduling: Relaxing scheduling loop constraints . In Proceedings of the International Symposium on Microarchitecture. Kim, I. and Lipasti, M. 2003b. Macro-op scheduling: Relaxing scheduling loop constraints. In Proceedings of the International Symposium on Microarchitecture.","key":"e_1_2_1_22_1"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 10","author":"Kim I.","year":"2004","unstructured":"Kim , I. and Lipasti , M . 2004. Understanding scheduling replay schemes . In Proceedings of the International Symposium on High Performance Computer Architecture. 10 .1109\/HPCA. 2004 .10011 Kim, I. and Lipasti, M. 2004. Understanding scheduling replay schemes. In Proceedings of the International Symposium on High Performance Computer Architecture. 10.1109\/HPCA.2004.10011"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture.","author":"Lebeck A.","unstructured":"Lebeck , A. et al. 2002. A large, fast instruction window for tolerating cache misses . In Proceedings of the International Symposium on Computer Architecture. Lebeck, A. et al. 2002. A large, fast instruction window for tolerating cache misses. In Proceedings of the International Symposium on Computer Architecture.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the International Conference on Supercomputing. 10","author":"Liu A.","year":"2004","unstructured":"Liu , A. 2004 . Scaling the issue window with look-ahead latency prediction . In Proceedings of the International Conference on Supercomputing. 10 .1145\/1006209.1006240 Liu, A. 2004. Scaling the issue window with look-ahead latency prediction. In Proceedings of the International Conference on Supercomputing. 10.1145\/1006209.1006240"},{"volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture.","author":"Michaud A.","unstructured":"Michaud , A. et al. 2001. Data-flow prescheduling for large instruction windows in out-of-order processors . In Proceedings of the International Symposium on High Performance Computer Architecture. Michaud, A. et al. 2001. Data-flow prescheduling for large instruction windows in out-of-order processors. In Proceedings of the International Symposium on High Performance Computer Architecture.","key":"e_1_2_1_26_1"},{"unstructured":"Merchant A. and Sager D. 2001. US patent &num;6 212 626 assigned to Intel Corp. Computer processor having a checker. April.  Merchant A. and Sager D. 2001. US patent &num;6 212 626 assigned to Intel Corp. Computer processor having a checker. April.","key":"e_1_2_1_27_1"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture. 10","author":"Palacharla S.","unstructured":"Palacharla , S. , Jouppi , N. , and Smith , J . 1997. Complexity-effective superscalar processors . In Proceedings of the International Symposium on Computer Architecture. 10 .1145\/264107.264201 Palacharla, S., Jouppi, N., and Smith, J. 1997. Complexity-effective superscalar processors. In Proceedings of the International Symposium on Computer Architecture. 10.1145\/264107.264201","key":"e_1_2_1_28_1"},{"volume-title":"Proceedings of the International Symposium on Microarchitecute.","author":"Ponomarev D.","unstructured":"Ponomarev , D. , Kucuk , G. , and Ghose , K . 2001. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources . In Proceedings of the International Symposium on Microarchitecute. Ponomarev, D., Kucuk, G., and Ghose, K. 2001. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources. In Proceedings of the International Symposium on Microarchitecute.","key":"e_1_2_1_29_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_30_1","DOI":"10.1109\/TVLSI.2003.814321"},{"doi-asserted-by":"publisher","key":"e_1_2_1_31_1","DOI":"10.1109\/TC.2004.29"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture.","author":"Raasch S.","unstructured":"Raasch , S. , Binkert , N. , and Reinhardt , S . 2002. A scalable instruction queue design using dependence chains . In Proceedings of the International Symposium on Computer Architecture. Raasch, S., Binkert, N., and Reinhardt, S. 2002. A scalable instruction queue design using dependence chains. In Proceedings of the International Symposium on Computer Architecture.","key":"e_1_2_1_32_1"},{"volume-title":"Proceedings of the Euro-Par Conference. 10","author":"Sharkey J.","unstructured":"Sharkey , J. and Ponomarev , D . 2005a. Instruction recirculation: Eliminating counting logic in wakeup-free schedulers . In Proceedings of the Euro-Par Conference. 10 .1007\/11549468_62 Sharkey, J. and Ponomarev, D. 2005a. Instruction recirculation: Eliminating counting logic in wakeup-free schedulers. In Proceedings of the Euro-Par Conference. 10.1007\/11549468_62","key":"e_1_2_1_33_1"},{"volume-title":"Proceedings of the Euro-Par Conference. 10","author":"Sharkey J.","unstructured":"Sharkey , J. and Ponomarev , D . 2005b. Non-uniform instruction scheduling . In Proceedings of the Euro-Par Conference. 10 .1007\/11549468_61 Sharkey, J. and Ponomarev, D. 2005b. Non-uniform instruction scheduling. In Proceedings of the Euro-Par Conference. 10.1007\/11549468_61","key":"e_1_2_1_34_1"},{"volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design. 10","author":"Sharkey J.","unstructured":"Sharkey , J. , Ponomarev , D. , Ghose , K. , and Ergin , O . 2005. Instruction packing: Reducing power and delay of the dynamic scheduling logic . In Proceedings of the International Symposium on Low Power Electronics and Design. 10 .1145\/1077603.1077613 Sharkey, J., Ponomarev, D., Ghose, K., and Ergin, O. 2005. Instruction packing: Reducing power and delay of the dynamic scheduling logic. In Proceedings of the International Symposium on Low Power Electronics and Design. 10.1145\/1077603.1077613","key":"e_1_2_1_35_1"},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 10","author":"Sherwood A.","year":"2002","unstructured":"Sherwood , A. 2002 . Automatically characterizing large scale program behavior . In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 10 .1145\/605397.605403 Sherwood, A. 2002. Automatically characterizing large scale program behavior. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 10.1145\/605397.605403"},{"volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 10","author":"Srinivasan S.","unstructured":"Srinivasan , S. et al. 2004. Continual flow pipelines . In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 10 .1145\/1024393.1024407 Srinivasan, S. et al. 2004. Continual flow pipelines. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 10.1145\/1024393.1024407","key":"e_1_2_1_37_1"},{"volume-title":"Proceedings of the International Symposium on Microarchitecture. 10","author":"Stark J.","unstructured":"Stark , J. , Brown , M. , and Patt , Y . 2000. On pipelining dynamic instruction scheduling logic . In Proceedings of the International Symposium on Microarchitecture. 10 .1145\/360128.360136 Stark, J., Brown, M., and Patt, Y. 2000. On pipelining dynamic instruction scheduling logic. In Proceedings of the International Symposium on Microarchitecture. 10.1145\/360128.360136","key":"e_1_2_1_38_1"},{"key":"e_1_2_1_39_1","volume-title":"et al","author":"Wilcox K.","year":"1999","unstructured":"Wilcox , K. et al . 1999 . Alpha processors: A history of power issues and a look to the future. In Cool-Chips Tutorial , November. Wilcox, K. et al. 1999. Alpha processors: A history of power issues and a look to the future. In Cool-Chips Tutorial, November."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1138035.1138037","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1138035.1138037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:18:40Z","timestamp":1750263520000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1138035.1138037"}},"subtitle":["Toward fast and energy-efficient instruction scheduling"],"short-title":[],"issued":{"date-parts":[[2006,6]]},"references-count":39,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2006,6]]}},"alternative-id":["10.1145\/1138035.1138037"],"URL":"https:\/\/doi.org\/10.1145\/1138035.1138037","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2006,6]]},"assertion":[{"value":"2006-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}