{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T00:26:25Z","timestamp":1761611185298,"version":"3.41.0"},"reference-count":59,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2006,4,1]],"date-time":"2006-04-01T00:00:00Z","timestamp":1143849600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2006,4]]},"abstract":"<jats:p>Many algebraic operations can be efficiently implemented as pipe networks in arrays of functional units such as systolic arrays that provide a large amount of parallelism. However, the applicability of classical systolic arrays is restricted to problems with strictly regular data dependencies yielding only arrays with uniform linear pipes. This limitation can be circumvented by using reconfigurable systolic arrays or reconfigurable data path arrays, where the node interconnections and operations can be redefined even at run time. In this context, several alternative reconfigurable systolic architectures can be explored and powerful tools are needed to model and evaluate them. Well-known rewriting-logic environments such as ELAN and Maude can be used to specify and simulate complex application-specific integrated systems. In this article we propose a methodology based on rewriting-logic which is adequate to quickly model and evaluate reconfigurable architectures (RA) in general and, in particular, reconfigurable systolic architectures. As an interesting case study we apply this rewriting-logic modeling methodology to the space-efficient treatment of the Fast-Fourier Transform (FFT). The FFT prototype conceived in this way, has been specified and validated in VHDL using the Quartus II system.<\/jats:p>","DOI":"10.1145\/1142155.1142156","type":"journal-article","created":{"date-parts":[[2006,7,25]],"date-time":"2006-07-25T14:14:26Z","timestamp":1153836866000},"page":"251-281","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Prototyping time- and space-efficient computations of algebraic operations over dynamically reconfigurable systems modeled by rewriting-logic"],"prefix":"10.1145","volume":"11","author":[{"given":"M.","family":"Ayala-Rinc\u00f3n","sequence":"first","affiliation":[{"name":"Universidade de Bras\u00edlia, Brasilia D. F., Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. H.","family":"Llanos","sequence":"additional","affiliation":[{"name":"Universidade de Bras\u00edlia, Brasilia D. F., Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. P.","family":"Jacobi","sequence":"additional","affiliation":[{"name":"Universidade de Bras\u00edlia, Brasilia D. F., Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. W.","family":"Hartenstein","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,4]]},"reference":[{"volume-title":"Proceedings of the 5th Reconfigurable Architectures Workshop (IPPS\/SPDP '98 Orlando, Fl.). 55--60","author":"Abnous A.","key":"e_1_2_1_1_1","unstructured":"Abnous , A. , Seno , K. , Ichikawa , Y. , Wan , M. , and Rabaey , J. M . 1998. Evaluation of a low-power reconfigurable DSP architecture . In Proceedings of the 5th Reconfigurable Architectures Workshop (IPPS\/SPDP '98 Orlando, Fl.). 55--60 .]] Abnous, A., Seno, K., Ichikawa, Y., Wan, M., and Rabaey, J. M. 1998. Evaluation of a low-power reconfigurable DSP architecture. In Proceedings of the 5th Reconfigurable Architectures Workshop (IPPS\/SPDP '98 Orlando, Fl.). 55--60.]]"},{"key":"e_1_2_1_2_1","unstructured":"Acquah J. and Rice M. D. 1987. Constant geometry algorithms for computing Fourier Transforms on transputer arrays. Tech. rep. Melpar---E-Systems Division Fairfax VA.]]  Acquah J. and Rice M. D. 1987. Constant geometry algorithms for computing Fourier Transforms on transputer arrays. Tech. rep. Melpar---E-Systems Division Fairfax VA.]]"},{"key":"e_1_2_1_3_1","volume-title":"Parallel Computation: Models and Methods","author":"Akl S. G.","year":"1997","unstructured":"Akl , S. G. 1997 . Parallel Computation: Models and Methods . Prentice-Hall , Englewood Cliffs, NJ .]] Akl, S. G. 1997. Parallel Computation: Models and Methods. Prentice-Hall, Englewood Cliffs, NJ.]]"},{"key":"e_1_2_1_4_1","unstructured":"Altera\u00ae Corporation. 2004. Quartus II User Guide. Available online at http:\/\/www.altera.com.]]  Altera\u00ae Corporation. 2004. Quartus II User Guide. Available online at http:\/\/www.altera.com.]]"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of Parallel Processing: CONPAR94\/ VAPP VI","volume":"894","author":"Amor M.","unstructured":"Amor , M. , Martin , M. J. , Blanco , D. , Plata , O. , Rivera , F. F. , and Arguello , F . 1994. Vectorization of the radix r self-sorting FFT . In Proceedings of Parallel Processing: CONPAR94\/ VAPP VI , Linz, Austria, September 6--8, B. Buchberger and J. Volkert, Eds. Lecture Notes in Computer Science , vol. 894 . Springer-Verlag, Berlin, Germany, 208--217.]] Amor, M., Martin, M. J., Blanco, D., Plata, O., Rivera, F. F., and Arguello, F. 1994. Vectorization of the radix r self-sorting FFT. In Proceedings of Parallel Processing: CONPAR94\/ VAPP VI, Linz, Austria, September 6--8, B. Buchberger and J. Volkert, Eds. Lecture Notes in Computer Science, vol. 894. Springer-Verlag, Berlin, Germany, 208--217.]]"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(95)00062-3"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.768501"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0661(04)80601-7"},{"volume-title":"Proceedings of the 16th Symposium on Integrated Circuits and System Design (SBCCI'03)","author":"Ayala-Rinc\u00f3n M.","key":"e_1_2_1_9_1","unstructured":"Ayala-Rinc\u00f3n , M. , Nogueira , R. B. , Jacobi , R. P. , Llanos , C. H. , and Hartenstein , R. W . 2003. Modeling a reconfigurable system for computing the FFT in place via rewriting-logic . In Proceedings of the 16th Symposium on Integrated Circuits and System Design (SBCCI'03) . IEEE Computer Science Press, Los Alamitos, CA, 205--210.]] Ayala-Rinc\u00f3n, M., Nogueira, R. B., Jacobi, R. P., Llanos, C. H., and Hartenstein, R. W. 2003. Modeling a reconfigurable system for computing the FFT in place via rewriting-logic. In Proceedings of the 16th Symposium on Integrated Circuits and System Design (SBCCI'03). IEEE Computer Science Press, Los Alamitos, CA, 205--210.]]"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016634"},{"key":"e_1_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Baader F. and Nipkow T. 1998. Term Rewriting and All That. Cambridge University Press Cambridge U.K.]]   Baader F. and Nipkow T. 1998. Term Rewriting and All That. Cambridge University Press Cambridge U.K.]]","DOI":"10.1017\/CBO9781139172752"},{"key":"e_1_2_1_12_1","volume-title":"Computer Algorithms: Introduction to Design and Analysis","author":"Baase S.","year":"1999","unstructured":"Baase , S. and Van Gelder , A. 1999 . Computer Algorithms: Introduction to Design and Analysis . Addison-Wesley , Reading, MA .]] Baase, S. and Van Gelder, A. 1999. Computer Algorithms: Introduction to Design and Analysis. Addison-Wesley, Reading, MA.]]"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(03)00073-0"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC","author":"Becker J.","key":"e_1_2_1_14_1","unstructured":"Becker , J. , Hartenstein , R. W. , Herz , M. , and Nageldinger , U . 1998. Parallelization in co-compilation for configurable accelerators . In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC , Yokohama, Japan). 23--33.]] Becker, J., Hartenstein, R. W., Herz, M., and Nageldinger, U. 1998. Parallelization in co-compilation for configurable accelerators. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC, Yokohama, Japan). 23--33.]]"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/289423.289440"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-3975(01)00358-9"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086519.1086526"},{"key":"e_1_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Catthoor F. Wuytack S. W. Degreef E. Balasa F. Nachtergaele L. and Vandecappelle A. 1998. Custom Management Methodology Kluwer Boston MA (now part of Springer).]]  Catthoor F. Wuytack S. W. Degreef E. Balasa F. Nachtergaele L. and Vandecappelle A. 1998. Custom Management Methodology Kluwer Boston MA (now part of Springer).]]","DOI":"10.1007\/978-1-4757-2849-1"},{"key":"e_1_2_1_19_1","volume-title":"Studies on Logic and Computation","volume":"7","author":"Cirstea H.","unstructured":"Cirstea , H. and Kirchner , C . 2000. Combining higher-order and first-order computation using rho-calculus: Towards a semantics of ELAN. In Frontiers of Combining Systems 2 . Studies on Logic and Computation , vol. 7 , D. M. Gabbay and M. De Rijke, Eds. Research Studies Press\/Wiley, Letchworth, Herts. U.K.\/New York, NY, 95--121.]] Cirstea, H. and Kirchner, C. 2000. Combining higher-order and first-order computation using rho-calculus: Towards a semantics of ELAN. In Frontiers of Combining Systems 2. Studies on Logic and Computation, vol. 7, D. M. Gabbay and M. De Rijke, Eds. Research Studies Press\/Wiley, Letchworth, Herts. U.K.\/New York, NY, 95--121.]]"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-3975(01)00359-0"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"e_1_2_1_22_1","unstructured":"Cormen T. H. Leiserson C. E. Rivest R. L. and Stein C. 2001. Introduction to Algorithms MIT Press Cambridge MA.]]   Cormen T. H. Leiserson C. E. Rivest R. L. and Stein C. 2001. Introduction to Algorithms MIT Press Cambridge MA.]]"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-3975(01)00361-9"},{"key":"e_1_2_1_24_1","unstructured":"Edwards C. 2006. Intel inside. Business Week (European Edition) Jan. (cover story).]]  Edwards C. 2006. Intel inside. Business Week (European Edition) Jan. (cover story).]]"},{"volume-title":"Proceedings of the 24th Hawaii International Conference on System Sciences (HICSS' 24","author":"Hartenstein R.","key":"e_1_2_1_25_1","unstructured":"Hartenstein , R. , Hirschbiel , A. G. , Riedmueller , M. , Schmidt , K. , and Weber , M . 1991. A high performance machine paradigm based on auto-sequencing data memory . In Proceedings of the 24th Hawaii International Conference on System Sciences (HICSS' 24 , Koloa, Hawaii) (2nd Best Paper Award).]] Hartenstein, R., Hirschbiel, A. G., Riedmueller, M., Schmidt, K., and Weber, M. 1991. A high performance machine paradigm based on auto-sequencing data memory. In Proceedings of the 24th Hawaii International Conference on System Sciences (HICSS' 24, Koloa, Hawaii) (2nd Best Paper Award).]]"},{"volume-title":"InProceedings of the 6th Int. Symposium on IC Technology, Systems and Applications (ISIC'95","author":"Hartenstein R.","key":"e_1_2_1_26_1","unstructured":"Hartenstein , R. , Kress , R. , and Reinig , H . 1995. A scalable, parallel and reconfigurable datapath architecture . InProceedings of the 6th Int. Symposium on IC Technology, Systems and Applications (ISIC'95 , Singapore).]] Hartenstein, R., Kress, R., and Reinig, H. 1995. A scalable, parallel and reconfigurable datapath architecture. InProceedings of the 6th Int. Symposium on IC Technology, Systems and Applications (ISIC'95, Singapore).]]"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370535"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046294"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977144"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the 1st International Workshop on Reconfigurable Computing Education","author":"Hartenstein R.","year":"2005","unstructured":"Hartenstein , R. 2005 . Overdue CS, CE, and ECE curriculum innovations . In Proceedings of the 1st International Workshop on Reconfigurable Computing Education ( Karlsruhe, Germany, Mar. 1) (chairman's opening remarks (draft)). Available online at http:\/\/hartenstein.de\/CurriculumInnovations.pdf.]] Hartenstein, R. 2005. Overdue CS, CE, and ECE curriculum innovations. In Proceedings of the 1st International Workshop on Reconfigurable Computing Education (Karlsruhe, Germany, Mar. 1) (chairman's opening remarks (draft)). Available online at http:\/\/hartenstein.de\/CurriculumInnovations.pdf.]]"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188681"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the 8th World Conference on Integrated Design & Process Technology (June 25--29","author":"Hartenstein R.","year":"2006","unstructured":"Hartenstein , R. 2006 b. (keytone panel contribution): The transdisciplinary responsibility of CS curricula . In Proceedings of the 8th World Conference on Integrated Design & Process Technology (June 25--29 , San Diego, CA) (keynote panel contribution).]] Hartenstein, R. 2006b. (keytone panel contribution): The transdisciplinary responsibility of CS curricula. In Proceedings of the 8th World Conference on Integrated Design & Process Technology (June 25--29, San Diego, CA) (keynote panel contribution).]]"},{"volume-title":"Proceedings of the 9th IEEE International Conference on Electronics, Circuits and Systems (ICECS'02","author":"Herz M.","key":"e_1_2_1_33_1","unstructured":"Herz , M. , Miranda , S. , Brockmeyer , M. , Catthoor , F. , and Hartenstein , R . 2002. Memory organization for stream-based reconfigurable computing . In Proceedings of the 9th IEEE International Conference on Electronics, Circuits and Systems (ICECS'02 , Sept. 15 --18, Dubrovnik, Croatia) (invited article).]] Herz, M., Miranda, S., Brockmeyer, M., Catthoor, F., and Hartenstein, R. 2002. Memory organization for stream-based reconfigurable computing. In Proceedings of the 9th IEEE International Conference on Electronics, Circuits and Systems (ICECS'02, Sept. 15--18, Dubrovnik, Croatia) (invited article).]]"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the 10th IFIP International Conference on VLSI---VLSI'99","author":"Hoe J. C.","year":"1999","unstructured":"Hoe , J. C. and Arvind . 1999 . Hardware synthesis from term rewriting systems . In Proceedings of the 10th IFIP International Conference on VLSI---VLSI'99 . Kluwer, Dordricht, The Netherlands, (now part of Springer), 595--619.]] Hoe, J. C. and Arvind. 1999. Hardware synthesis from term rewriting systems. In Proceedings of the 10th IFIP International Conference on VLSI---VLSI'99. Kluwer, Dordricht, The Netherlands, (now part of Springer), 595--619.]]"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the 3rd International Workshop on First-Order Theorem Proving, (St. Andrews, Scotland) (Invited talk).]]","author":"Kapur D.","year":"2000","unstructured":"Kapur , D. 2000 . Theorem proving support for hardware verification . In Proceedings of the 3rd International Workshop on First-Order Theorem Proving, (St. Andrews, Scotland) (Invited talk).]] Kapur, D. 2000. Theorem proving support for hardware verification. In Proceedings of the 3rd International Workshop on First-Order Theorem Proving, (St. Andrews, Scotland) (Invited talk).]]"},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the 7th Foundations of Software Technology & Theoretical Computer Science (FST&TCS). Lecture Notes in Computer Science","volume":"1346","author":"Kapur D.","unstructured":"Kapur , D. and Subramaniam , M . 1997. Mechanizing verification of arithmetic circuits: SRT division . In Proceedings of the 7th Foundations of Software Technology & Theoretical Computer Science (FST&TCS). Lecture Notes in Computer Science , vol. 1346 , Springer-Verlag, Berlin, Germany, 103--122.]] Kapur, D. and Subramaniam, M. 1997. Mechanizing verification of arithmetic circuits: SRT division. In Proceedings of the 7th Foundations of Software Technology & Theoretical Computer Science (FST&TCS). Lecture Notes in Computer Science, vol. 1346, Springer-Verlag, Berlin, Germany, 103--122.]]"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/PL00010808"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/968486.968488"},{"key":"e_1_2_1_39_1","doi-asserted-by":"crossref","unstructured":"Knuth D. E. and Bendix P. B. 1970. Computational problems in abstract algebra. In Simple Word Problems in Universal Algebras J. Leech Ed. Pergamon Press Oxford U.K. 263--297.]]  Knuth D. E. and Bendix P. B. 1970. Computational problems in abstract algebra. In Simple Word Problems in Universal Algebras J. Leech Ed. Pergamon Press Oxford U.K. 263--297.]]","DOI":"10.1016\/B978-0-08-012975-4.50028-X"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/224818.224959"},{"key":"e_1_2_1_41_1","volume-title":"Sparse Matrix Proceedings","author":"Kung H. T.","year":"1978","unstructured":"Kung , H. T. and Leiserson , C. E . 1979. Systolic arrays for VLSI . In Sparse Matrix Proceedings 1978 . Society for Industrial and Applied Mathematics, Philadalphis, PA, 256--282.]] Kung, H. T. and Leiserson, C. E. 1979. Systolic arrays for VLSI. In Sparse Matrix Proceedings 1978. Society for Industrial and Applied Mathematics, Philadalphis, PA, 256--282.]]"},{"key":"e_1_2_1_42_1","volume-title":"VLSI Array Processors","author":"Kung S. Y.","year":"1987","unstructured":"Kung , S. Y. 1987. VLSI Array Processors . Prentice-Hall , Englewood Cliffs, NJ , 1987 .]] Kung, S. Y. 1987. VLSI Array Processors. Prentice-Hall, Englewood Cliffs, NJ, 1987.]]"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-3975(01)00356-5"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-3975(01)00357-7"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/647199.718706"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/823453.823859"},{"key":"e_1_2_1_47_1","volume-title":"FELIX: Using rewriting-logic for generating functionally equivalent implementations. In Proceedings of the 15th International Conference on Field-Programmable Logic and Applications (FPL'05)","author":"Morra C.","year":"2005","unstructured":"Morra , C. , Becker , J. , Ayala-Rincon , M. , and Hartenstein , R . 2005 . FELIX: Using rewriting-logic for generating functionally equivalent implementations. In Proceedings of the 15th International Conference on Field-Programmable Logic and Applications (FPL'05) . IEEE Compter Society Press , Los Alamitos, CA , 25--30.]] Morra, C., Becker, J., Ayala-Rincon, M., and Hartenstein, R. 2005. FELIX: Using rewriting-logic for generating functionally equivalent implementations. In Proceedings of the 15th International Conference on Field-Programmable Logic and Applications (FPL'05). IEEE Compter Society Press, Los Alamitos, CA, 25--30.]]"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368597"},{"volume-title":"Computing curricula 2004","year":"2004","key":"e_1_2_1_50_1","unstructured":"NN. 2004. Computing curricula 2004 ; Joint Task Force for Computing Curricula 2004 , 22 November 2004. Available online at http:\/\/www.acm.org\/education\/Overview_Draft_11-22-04.pdf.]] NN. 2004. Computing curricula 2004; Joint Task Force for Computing Curricula 2004, 22 November 2004. Available online at http:\/\/www.acm.org\/education\/Overview_Draft_11-22-04.pdf.]]"},{"key":"e_1_2_1_51_1","series-title":"Lecture Notes in Computer Science","volume-title":"Circuit Design: Theory, Practice, and Experience","author":"Owre S.","year":"1995","unstructured":"Owre , S. , Rushby , J. M. , Shankar , N. , and Srivas , M. K . 1995 . A tutorial on using PVS for hardware verification. In Theorem Provers in Circuit Design: Theory, Practice, and Experience . Lecture Notes in Computer Science , vol. 901 . Springer-Verlag , Berlin, Germany, 258--279.]] Owre, S., Rushby, J. M., Shankar, N., and Srivas, M. K. 1995. A tutorial on using PVS for hardware verification. In Theorem Provers in Circuit Design: Theory, Practice, and Experience. Lecture Notes in Computer Science, vol. 901. Springer-Verlag, Berlin, Germany, 258--279.]]"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.268"},{"key":"e_1_2_1_53_1","unstructured":"PACTCORP. 2005. http:\/\/pactcorp.com.]]  PACTCORP. 2005. http:\/\/pactcorp.com.]]"},{"key":"e_1_2_1_54_1","volume-title":"MA. Also in Proceedings of the Workshop on Formal Techniques for Hardware and Hardware-Like Systems. (June","author":"Shen X.","year":"1998","unstructured":"Shen , X. and Arvind . 1998 a. Design and verification of speculative processors. Tech. rep. 400A. Laboratory for Computer Science, MIT, Cambridge , MA. Also in Proceedings of the Workshop on Formal Techniques for Hardware and Hardware-Like Systems. (June , Marstrand, Sweden).]] Shen, X. and Arvind. 1998a. Design and verification of speculative processors. Tech. rep. 400A. Laboratory for Computer Science, MIT, Cambridge, MA. Also in Proceedings of the Workshop on Formal Techniques for Hardware and Hardware-Like Systems. (June, Marstrand, Sweden).]]"},{"key":"e_1_2_1_55_1","volume-title":"MA. Also in Proceedings of the Australasian Computer Architecture Conference (February","author":"Shen X.","year":"1998","unstructured":"Shen , X. and Arvind . 1998 b. Modeling and verification of ISA implementations. Tech. rep. Laboratory for Computer Science, MIT, Cambridge , MA. Also in Proceedings of the Australasian Computer Architecture Conference (February , Perth, Australia).]] Shen, X. and Arvind. 1998b. Modeling and verification of ISA implementations. Tech. rep. Laboratory for Computer Science, MIT, Cambridge, MA. Also in Proceedings of the Australasian Computer Architecture Conference (February, Perth, Australia).]]"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305187"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000486"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(87)90018-4"},{"key":"e_1_2_1_60_1","volume-title":"Proceedings of the International Telecommunications Symposium (ITS'98)","volume":"1","author":"Vergara M.","unstructured":"Vergara , M. , Strum , M. , Eberle , W. , and Gyselinckx , B . 1998. A 195KFFT\/s (256-points) high performance FFT\/IFFT processor for OFDM applications . In Proceedings of the International Telecommunications Symposium (ITS'98) . vol. 1 . SBT\/IEEE Computer Society Press, Los Alamitos, CA, 273--278.]] Vergara, M., Strum, M., Eberle, W., and Gyselinckx, B. 1998. A 195KFFT\/s (256-points) high performance FFT\/IFFT processor for OFDM applications. In Proceedings of the International Telecommunications Symposium (ITS'98). vol. 1. SBT\/IEEE Computer Society Press, Los Alamitos, CA, 273--278.]]"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1142155.1142156","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1142155.1142156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:11Z","timestamp":1750259171000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1142155.1142156"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,4]]},"references-count":59,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2006,4]]}},"alternative-id":["10.1145\/1142155.1142156"],"URL":"https:\/\/doi.org\/10.1145\/1142155.1142156","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2006,4]]},"assertion":[{"value":"2006-04-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}