{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:39:47Z","timestamp":1750307987802,"version":"3.41.0"},"reference-count":13,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2005,9,17]],"date-time":"2005-09-17T00:00:00Z","timestamp":1126915200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2006,3]]},"abstract":"<jats:p>Cache bandwidth and reliability are both of great importance for microprocessor design. Recently, the replication cache has been proposed to enhance data cache reliability against soft errors. The replication cache is a small fully associative cache to store the replica(s) for every write to the L1 data cache. In addition to enhancing reliability, this paper proposes to make use of the replication cache in order to improve the performance of multiple-issue superscalar microprocessors by enlarging the cache read bandwidth effectively. Our experimental results show that exploiting a replication cache with only 8 entries can improve the performance of a 4-issue superscalar microprocessor by 9.4% on average without compromising the enhanced data integrity.<\/jats:p>","DOI":"10.1145\/1147349.1147356","type":"journal-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:35:32Z","timestamp":1161210932000},"page":"27-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Exploiting the replication cache to improve cache read bandwidth cost effectively"],"prefix":"10.1145","volume":"34","author":[{"given":"B.","family":"Allu","sequence":"first","affiliation":[{"name":"Southern Illinois University Carbondale, Carbondale, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Zhang","sequence":"additional","affiliation":[{"name":"Southern Illinois University Carbondale, Carbondale, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kandala","sequence":"additional","affiliation":[{"name":"Southern Illinois University Carbondale, Carbondale, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,9,17]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"e_1_2_1_2_1","volume-title":"On high-bandwidth data cache design for multi-issue processors. Micro","author":"Rivers J. A.","year":"1997","unstructured":"J. A. Rivers , G. S. Tyson , E. S. Davidson and T. M. Austin . On high-bandwidth data cache design for multi-issue processors. Micro 1997 . J. A. Rivers, G. S. Tyson, E. S. Davidson and T. M. Austin. On high-bandwidth data cache design for multi-issue processors. Micro 1997."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006212"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.301000"},{"key":"e_1_2_1_5_1","unstructured":"http:\/\/www.simplescalar.com.  http:\/\/www.simplescalar.com."},{"key":"e_1_2_1_6_1","unstructured":"http:\/\/www.spec.org.  http:\/\/www.spec.org."},{"key":"e_1_2_1_7_1","volume-title":"Research Report","author":"Shivakumar P.","year":"2001","unstructured":"P. Shivakumar and N. Jouppi . CACTI 3.0: An integrated cache timing, power and area model. WRL Research Report 2001 . P. Shivakumar and N. Jouppi. CACTI 3.0: An integrated cache timing, power and area model. WRL Research Report 2001."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106980"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232989"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263595"},{"key":"e_1_2_1_12_1","first-page":"11","volume-title":"Microprocessor Report","author":"Gwennap L.","year":"1996","unstructured":"L. Gwennap . Digital 21264 sets new standard . Microprocessor Report , pages 11 -- 16 , Oct. 28, 1996 . L. Gwennap. Digital 21264 sets new standard. Microprocessor Report, pages 11--16, Oct. 28, 1996."},{"key":"e_1_2_1_13_1","volume-title":"IBM Technical White Paper","author":"Tendler J. M.","year":"2001","unstructured":"J. M. Tendler , S. Dodson , S. Fields , H. Le and B. Sinharoy . POWER4 System Microarchitecture , IBM Technical White Paper , 2001 . J. M. Tendler, S. Dodson, S. Fields, H. Le and B. Sinharoy. POWER4 System Microarchitecture, IBM Technical White Paper, 2001."}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1147349.1147356","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1147349.1147356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:12Z","timestamp":1750259172000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1147349.1147356"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9,17]]},"references-count":13,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,3]]}},"alternative-id":["10.1145\/1147349.1147356"],"URL":"https:\/\/doi.org\/10.1145\/1147349.1147356","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1152779.1147356","asserted-by":"subject"}]},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2005,9,17]]},"assertion":[{"value":"2005-09-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}