{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T13:03:42Z","timestamp":1768914222049,"version":"3.49.0"},"reference-count":18,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2005,9,17]],"date-time":"2005-09-17T00:00:00Z","timestamp":1126915200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2006,3]]},"abstract":"<jats:p>The memory subsystem for computer vision and image processing applications must sustain high memory bandwidth to keep processors busy. This paper advocates the use of stream descriptors, a mechanism that allows programmers to indicate data movement explicitly. Stream descriptors enable the compiler to organize memory transfers more efficiently by matching data movement to the capabilities of the underlying hardware. Stream descriptors are used in this paper on an image sensor interface to describe the deterministic movements of objects in segmented image regions. The paper shows how stream descriptors reduce the bandwidth requirements for a set of computer vision applications.<\/jats:p>","DOI":"10.1145\/1147349.1147360","type":"journal-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:35:32Z","timestamp":1161210932000},"page":"57-64","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Memory bandwidth optimization through stream descriptors"],"prefix":"10.1145","volume":"34","author":[{"given":"Abelardo","family":"L\u00f3pez-Lagunas","sequence":"first","affiliation":[{"name":"ITESM Campus Toluca"}]},{"given":"Sek M.","family":"Chai","sequence":"additional","affiliation":[{"name":"Embedded Systems Research, Motorola labs"}]}],"member":"320","published-online":{"date-parts":[[2005,9,17]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ARM11 Reference manual ARM_DDI_0211_F March 2005 www.arm.com\/pdfs\/DDI0211F_arm1136_r1p0_trm.pdf  ARM11 Reference manual ARM_DDI_0211_F March 2005 www.arm.com\/pdfs\/DDI0211F_arm1136_r1p0_trm.pdf"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499187"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(98)00020-9"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/CAMP.2005.50"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the 36th International Symposium on Microarchitecture","author":"Chiricescu S.","year":"2003","unstructured":"S. Chiricescu , et. al., \" The Reconfigurable Streaming Vector Processor (RSVP#8482;),\" Proceedings of the 36th International Symposium on Microarchitecture , December 2003 . S. Chiricescu, et. al., \"The Reconfigurable Streaming Vector Processor (RSVP#8482;),\" Proceedings of the 36th International Symposium on Microarchitecture, December 2003."},{"key":"e_1_2_1_6_1","volume-title":"June","author":"Chiricescu S.","year":"2005","unstructured":"S. Chiricescu , et. al., \"RSVP II: A Next Generation Automotive Vector Processor,\" IEEE Intelligent Vehicle Symposium , June 2005 . S. Chiricescu, et. al., \"RSVP II: A Next Generation Automotive Vector Processor,\" IEEE Intelligent Vehicle Symposium, June 2005."},{"key":"e_1_2_1_7_1","first-page":"134","article-title":"A Streaming Processor Unit for a CELL processor","author":"Flachs B.","year":"2005","unstructured":"B. Flachs , et. al. , \" A Streaming Processor Unit for a CELL processor ,\" IEEE Solid-State Circuit Conference , 2005 , pp. 134 -- 135 B. Flachs, et. al., \"A Streaming Processor Unit for a CELL processor,\" IEEE Solid-State Circuit Conference, 2005, pp. 134--135","journal-title":"IEEE Solid-State Circuit Conference"},{"key":"e_1_2_1_8_1","volume-title":"Workshop on Media and Stream Processing","author":"Jayasena N.","year":"2004","unstructured":"N. Jayasena , W. J. Dally , \" Streams and Vectors : A Memory System Perspective \", Workshop on Media and Stream Processing , Dec 2004 . N. Jayasena, W. J. Dally, \"Streams and Vectors: A Memory System Perspective\", Workshop on Media and Stream Processing, Dec 2004."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/379539.379586"},{"key":"e_1_2_1_10_1","unstructured":"P. Mattson B. Thies L. Hammond M. Vahey \"Streaming Virtual Machine Specification \" Morphware Forum Version 1.0 July 19 2004  P. Mattson B. Thies L. Hammond M. Vahey \"Streaming Virtual Machine Specification \" Morphware Forum Version 1.0 July 19 2004"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.895941"},{"key":"e_1_2_1_12_1","volume-title":"January","author":"Inc Micron Technology","year":"2002","unstructured":"Micron Technology Inc , \" Synchonous SDRAM\" , DataSheet for MT48LC2M32B2 , January 2002 , www.micron.com\/dramds Micron Technology Inc, \"Synchonous SDRAM\", DataSheet for MT48LC2M32B2, January 2002, www.micron.com\/dramds"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192014"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300990"},{"key":"e_1_2_1_15_1","doi-asserted-by":"crossref","unstructured":"R. Usselmann \"Memory Controller IP Core\" January 2002 www.opencores.org  R. Usselmann \"Memory Controller IP Core\" January 2002 www.opencores.org","DOI":"10.1145\/504689.504690"},{"key":"e_1_2_1_16_1","unstructured":"S. P. Amarasinghe; B. Thies. \"Architectures Languages and Compilers for the Streaming Domain \" PACT 2003 Tutorial.  S. P. Amarasinghe; B. Thies. \"Architectures Languages and Compilers for the Streaming Domain \" PACT 2003 Tutorial."},{"key":"e_1_2_1_17_1","volume-title":"September","author":"OpenCores Organization","year":"2002","unstructured":"OpenCores Organization , \" WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores\" , revision B.3 , September 2002 , www.opencores.org OpenCores Organization, \"WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores\", revision B.3, September 2002, www.opencores.org"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1147349.1147360","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1147349.1147360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:06:12Z","timestamp":1750259172000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1147349.1147360"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9,17]]},"references-count":18,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,3]]}},"alternative-id":["10.1145\/1147349.1147360"],"URL":"https:\/\/doi.org\/10.1145\/1147349.1147360","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1152779.1147360","asserted-by":"subject"}]},"ISSN":["0163-5964"],"issn-type":[{"value":"0163-5964","type":"print"}],"subject":[],"published":{"date-parts":[[2005,9,17]]},"assertion":[{"value":"2005-09-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}