{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:10:09Z","timestamp":1750291809897,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,7,30]],"date-time":"2006-07-30T00:00:00Z","timestamp":1154217600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,7,30]]},"DOI":"10.1145\/1148109.1148137","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:04:00Z","timestamp":1161209040000},"page":"158-169","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Modeling instruction placement on a spatial architecture"],"prefix":"10.1145","author":[{"given":"Martha","family":"Mercaldi","sequence":"first","affiliation":[{"name":"University of Washington, Seattle, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven","family":"Swanson","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Petersen","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Putnam","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Schwerin","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Oskin","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Susan J.","family":"Eggers","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,7,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339691"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"volume-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"Betz V.","key":"e_1_3_2_1_3_1","unstructured":"V. Betz and J. Rose . VPR: A new packing, placement and routing tool for FPGA research . In W. Luk, P. Y. Cheung, and M. Glesner, editors, Field-Programmable Logic and Applications. Springer-Verlag , Berlin. V. Betz and J. Rose. VPR: A new packing, placement and routing tool for FPGA research. In W. Luk, P. Y. Cheung, and M. Glesner, editors, Field-Programmable Logic and Applications. Springer-Verlag, Berlin."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/645605.662909"},{"key":"e_1_3_2_1_6_1","volume-title":"Multilevel global placement with congestion control","author":"Chang C.","year":"2003","unstructured":"C. Chang , J. Cong , D. Pan , and X. Yuan . Multilevel global placement with congestion control , 2003 . C. Chang, J. Cong, D. Pan, and X. Yuan. Multilevel global placement with congestion control, 2003."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/52400.52417"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/155332.155333"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/62972.62983"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106990"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/800094.803050"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/642089.642111"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795752"},{"key":"e_1_3_2_1_14_1","unstructured":"L. Eeckhout K. D. Bosschere and H. Neefs. Performance analysis through synthetic trace generation.  L. Eeckhout K. D. Bosschere and H. Neefs. Performance analysis through synthetic trace generation."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/800133.804339"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266829"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.67197"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379262"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/74925.74930"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465.2468"},{"key":"e_1_3_2_1_21_1","unstructured":"C. A. R. Hoare. Communicating sequential processes.   C. A. R. Hoare. Communicating sequential processes."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801661"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291018"},{"key":"e_1_3_2_1_24_1","volume-title":"ZPL Language Reference Manual. UW-CSE-TR 94-10-06","author":"Lin C.","year":"1996","unstructured":"C. Lin . ZPL Language Reference Manual. UW-CSE-TR 94-10-06 , University of Washington , 1996 . C. Lin. ZPL Language Reference Manual. UW-CSE-TR 94-10-06, University of Washington, 1996."},{"key":"e_1_3_2_1_25_1","volume-title":"Compilation issues for a simultaneous multithreading processor","author":"Lo J.","year":"1996","unstructured":"J. Lo , S. Eggers , H. Levy , and D. Tullsen . Compilation issues for a simultaneous multithreading processor , 1996 . J. Lo, S. Eggers, H. Levy, and D. Tullsen. Compilation issues for a simultaneous multithreading processor, 1996."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339673"},{"key":"e_1_3_2_1_27_1","volume-title":"Laboratory for Computer Science","author":"Nikhil R.","year":"1991","unstructured":"R. Nikhil . ID Version 88.1, Reference Manual. MIT , Laboratory for Computer Science , Cambridge, MA , 90.1 edition, 1991 . R. Nikhil. ID Version 88.1, Reference Manual. MIT, Laboratory for Computer Science, Cambridge, MA, 90.1 edition, 1991."},{"key":"e_1_3_2_1_28_1","unstructured":"D. B. Noonburg and J. P. Shen. A framework for statistical modeling of superscalar processor performance.  D. B. Noonburg and J. P. Shen. A framework for statistical modeling of superscalar processor performance."},{"key":"e_1_3_2_1_29_1","volume-title":"Modeling superscalar processors via statistical simulation","author":"Nussbaum S.","year":"2001","unstructured":"S. Nussbaum and J. Smith . Modeling superscalar processors via statistical simulation , 2001 . S. Nussbaum and J. Smith. Modeling superscalar processors via statistical simulation, 2001."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339656"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325117"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115986"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/74925.74931"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_3_2_1_35_1","unstructured":"F. I. Scalability. Design and analysis of routed inter-alu networks.  F. I. Scalability. Design and analysis of routed inter-alu networks."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/17407.17383"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/603095.603122"},{"key":"e_1_3_2_1_38_1","volume-title":"CPU 2000 benchmark specifications. SPEC2000 Benchmark Release","author":"Spec EC.","year":"2000","unstructured":"SP EC. Spec CPU 2000 benchmark specifications. SPEC2000 Benchmark Release , 2000 . SPEC. Spec CPU 2000 benchmark specifications. SPEC2000 Benchmark Release, 2000."},{"key":"e_1_3_2_1_39_1","first-page":"291","volume-title":"WaveScalar. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Swanson S.","year":"2003","unstructured":"S. Swanson , K. Michelson , A. Schwerin , and M. Oskin . WaveScalar. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture , page 291 , 2003 . S. Swanson, K. Michelson, A. Schwerin, and M. Oskin. WaveScalar. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture, page 291, 2003."},{"key":"e_1_3_2_1_40_1","unstructured":"S. Swanson A. Putnam M. Mercaldi K. Michelson A. Petersen A. Schwerin M. Oskin and S. Eggers. The wavescalar architecture.  S. Swanson A. Putnam M. Mercaldi K. Michelson A. Petersen A. Schwerin M. Oskin and S. Eggers. The wavescalar architecture."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.10"},{"key":"e_1_3_2_1_42_1","volume-title":"Proceedings of the The Ninth International Symposium on High-Performance Computer Architecture (HPCA'03)","author":"Taylor M. B.","year":"2003","unstructured":"M. B. Taylor , W. Lee , S. Amarasinghe , and A. Agarwal . Scalar operand networks: On-chip interconnect for ilp in partitioned architectures . In Proceedings of the The Ninth International Symposium on High-Performance Computer Architecture (HPCA'03) , 2003 . M. B. Taylor, W. Lee, S. Amarasinghe, and A. Agarwal. Scalar operand networks: On-chip interconnect for ilp in partitioned architectures. In Proceedings of the The Ninth International Symposium on High-Performance Computer Architecture (HPCA'03), 2003."},{"key":"e_1_3_2_1_43_1","unstructured":"W. Thies M. Karczmarek and S. P. Amarasinghe. Streamit: A language for streaming applications. In Computational Complexity.  W. Thies M. Karczmarek and S. P. Amarasinghe. Streamit: A language for streaming applications. In Computational Complexity."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/79173.79181"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"}],"event":{"name":"SPAA06: 18th ACM Symposium on Parallelism in Algorithms and Architectures 2006","sponsor":["ACM Association for Computing Machinery","SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Cambridge Massachusetts USA","acronym":"SPAA06"},"container-title":["Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1148109.1148137","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1148109.1148137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:53Z","timestamp":1750290233000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1148109.1148137"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,7,30]]},"references-count":44,"alternative-id":["10.1145\/1148109.1148137","10.1145\/1148109"],"URL":"https:\/\/doi.org\/10.1145\/1148109.1148137","relation":{},"subject":[],"published":{"date-parts":[[2006,7,30]]},"assertion":[{"value":"2006-07-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}