{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T18:41:22Z","timestamp":1730313682101,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,8,28]]},"DOI":"10.1145\/1150343.1150361","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T18:04:00Z","timestamp":1161194640000},"page":"50-55","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Mapping of image processing systems to FPGA computer based on temporal partitioning and design space exploration"],"prefix":"10.1145","author":[{"given":"Paulo S\u00e9rgio B.","family":"do Nascimento","sequence":"first","affiliation":[{"name":"UFPE-Cidade Universit\u00e1ria, Recife, PE, Brasil"}]},{"given":"Manoel E.","family":"de Lima","sequence":"additional","affiliation":[{"name":"UFPE-Cidade Universit\u00e1ria, Recife, PE, Brasil"}]},{"given":"Stelita M.","family":"da Silva","sequence":"additional","affiliation":[{"name":"UFPE-Cidade Universit\u00e1ria, Recife, PE, Brasil"}]},{"given":"Jordana L.","family":"Seixas","sequence":"additional","affiliation":[{"name":"UFPE-Cidade Universit\u00e1ria, Recife, PE, Brasil"}]}],"member":"320","published-online":{"date-parts":[[2006,8,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819226"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_3_2_1_3_1","volume-title":"Proc. IEEE Symp. on FPGAs for Custom Comp. Machines (FCCM'98)","author":"Hudson Rhett D.","year":"1998","unstructured":"Rhett D. Hudson , David I. Lehn , Peter M. Athanas , \" A Run Time Reconfigurable Engine for Image Interpolation\" , Proc. IEEE Symp. on FPGAs for Custom Comp. Machines (FCCM'98) , Napa, CA , April 1998 . Rhett D. Hudson, David I. Lehn, Peter M. Athanas, \"A Run Time Reconfigurable Engine for Image Interpolation\", Proc. IEEE Symp. on FPGAs for Custom Comp. Machines (FCCM'98), Napa, CA, April 1998."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1155\/S1110865703212051"},{"key":"e_1_3_2_1_5_1","volume-title":"Computer Engineering&amp","author":"Plessl Christian","year":"2004","unstructured":"Christian Plessl , Marco Platzner , \" Virtualization of Hardware - Introduction and Survey\" , Computer Engineering&amp ; Networks Lab- Swiss Federal Institute of Technology(ETH) Zurich , Switzerland- 2004 . Christian Plessl, Marco Platzner, \"Virtualization of Hardware - Introduction and Survey\", Computer Engineering&Networks Lab- Swiss Federal Institute of Technology(ETH) Zurich, Switzerland-2004."},{"key":"e_1_3_2_1_6_1","unstructured":"www.altera.com.  www.altera.com."},{"key":"e_1_3_2_1_7_1","unstructured":"www.xilinx.com.  www.xilinx.com."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/522344.825687"},{"key":"e_1_3_2_1_9_1","unstructured":"Forte Design System; \"Cynthesizer User's Guide for Cynthesizer 2.4.0\"; March 14 2005; www.forteDS.com  Forte Design System; \"Cynthesizer User's Guide for Cynthesizer 2.4.0\"; March 14 2005; www.forteDS.com"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of Norchip04","author":"Sekanina Jorgen","year":"2004","unstructured":"Torresen, Jim; Bakker, Jorgen W.; Sekanina , Lukas; \" Efficient Image Filtering and Information Reduction in Reconfigurable Logic\"; Proceedings of Norchip04 , 2004 Torresen, Jim; Bakker, Jorgen W.; Sekanina, Lukas; \"Efficient Image Filtering and Information Reduction in Reconfigurable Logic\"; Proceedings of Norchip04, 2004"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/34.748822"},{"key":"e_1_3_2_1_12_1","volume-title":"Electronics Research Laboratory","author":"Evaluating Methods","year":"2003","unstructured":"Gries, Matthias; \" Methods for Evaluating and Covering the Design Space during Early Design Development\"; Technical Memorandum UCB\/ERL M03\/32, CAD-Group , Electronics Research Laboratory August 12, 2003 . Gries, Matthias; \"Methods for Evaluating and Covering the Design Space during Early Design Development\"; Technical Memorandum UCB\/ERL M03\/32, CAD-Group, Electronics Research Laboratory August 12, 2003."},{"key":"e_1_3_2_1_13_1","unstructured":"Vemuri Ranga; Kaul Meenakshi; \"Temporal Partitioning combined with Space Exploration for Latency Minimization of Run-Time Reconfigured Design\"; DATE 1999.  Vemuri Ranga; Kaul Meenakshi; \"Temporal Partitioning combined with Space Exploration for Latency Minimization of Run-Time Reconfigured Design\"; DATE 1999."},{"key":"e_1_3_2_1_14_1","unstructured":"Pierre Donald A.; \"Optimization Theory with Applications\"; Dover Publications Inc. New York 1986.   Pierre Donald A.; \"Optimization Theory with Applications\"; Dover Publications Inc. New York 1986."},{"key":"e_1_3_2_1_15_1","first-page":"177","article-title":"Synthesis and Time Partitioning for Reconfigurable Systems","volume":"9","year":"2005","unstructured":"Ouni, B.; Mtibaa, A.; Abid, M.; \" Synthesis and Time Partitioning for Reconfigurable Systems \"; Design Automation for Embedded System , 9 , 177 -- 191 , Springer- 2005 . Ouni, B.; Mtibaa, A.; Abid, M.; \"Synthesis and Time Partitioning for Reconfigurable Systems\"; Design Automation for Embedded System, 9, 177--191, Springer-2005.","journal-title":"Design Automation for Embedded System"},{"volume-title":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines FCCM-2003","author":"Reconfigurable Hardware Runtime Assignment","key":"e_1_3_2_1_16_1","unstructured":"Quinn, Hearther; et.al; \" Runtime Assignment of Reconfigurable Hardware Components for Image Processing Pipelines\"; 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines FCCM-2003 . Quinn, Hearther; et.al; \"Runtime Assignment of Reconfigurable Hardware Components for Image Processing Pipelines\"; 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines FCCM-2003."},{"key":"e_1_3_2_1_17_1","unstructured":"IEEE Signal Processing Magazine 2005 Hardware\/Software Codesign - A systematic approach targeting data-intensive applications"},{"key":"e_1_3_2_1_18_1","unstructured":"Nascimento P. S. B.; Lima M. E.; \"Temporal Partitioning for Image Processing Based on Time-Space Complexity in Reconfigurable Architectures\"; DATE06 - Design Automation and Test in Europe; 6-10 March Munich Germany 2006.   Nascimento P. S. B.; Lima M. E.; \"Temporal Partitioning for Image Processing Based on Time-Space Complexity in Reconfigurable Architectures\"; DATE06 - Design Automation and Test in Europe; 6-10 March Munich Germany 2006."},{"key":"e_1_3_2_1_19_1","unstructured":"http:\/\/www.mathworks.com\/  http:\/\/www.mathworks.com\/"}],"event":{"name":"SBCCI06: 19th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Ouro Preto MG Brazil","acronym":"SBCCI06"},"container-title":["Proceedings of the 19th annual symposium on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1150343.1150361","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T20:48:19Z","timestamp":1673124499000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1150343.1150361"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,8,28]]},"references-count":19,"alternative-id":["10.1145\/1150343.1150361","10.1145\/1150343"],"URL":"https:\/\/doi.org\/10.1145\/1150343.1150361","relation":{},"subject":[],"published":{"date-parts":[[2006,8,28]]},"assertion":[{"value":"2006-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}