{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T18:41:23Z","timestamp":1730313683370,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,8,28]]},"DOI":"10.1145\/1150343.1150363","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:04:00Z","timestamp":1161209040000},"page":"56-61","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Ant colony based routing architecture for minimizing hot spots in NOCs"],"prefix":"10.1145","author":[{"given":"Masoud","family":"Daneshtalab","sequence":"first","affiliation":[{"name":"University of Tehran, Tehran, Iran"}]},{"given":"Ali Afzali","family":"Kusha","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}]},{"given":"Ashkan","family":"Sobhani","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}]},{"given":"Zainanabedin","family":"Navabi","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston"}]},{"given":"Mohammad D.","family":"Mottaghi","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}]},{"given":"Omid","family":"Fatemi","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}]}],"member":"320","published-online":{"date-parts":[[2006,8,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_2_1","first-page":"188","volume-title":"Low-Latency Virtual-Channel Routers for On-Chip Networks,\" in Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA'04)","author":"Mullins R.","year":"2004","unstructured":"R. Mullins , A. West , and S. Moore , \" Low-Latency Virtual-Channel Routers for On-Chip Networks,\" in Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA'04) , pp. 188 -- 197 , 2004 . R. Mullins, A. West, and S. Moore, \"Low-Latency Virtual-Channel Routers for On-Chip Networks,\" in Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA'04), pp. 188--197, 2004."},{"key":"e_1_3_2_1_3_1","volume-title":"Data Networks","author":"Bertsekas D.","year":"1992","unstructured":"D. Bertsekas and R. Gallager . ( 1992 ). Data Networks . Prentice-Hall . D. Bertsekas and R. Gallager. (1992). Data Networks. Prentice-Hall."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.191995"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140384"},{"key":"e_1_3_2_1_7_1","first-page":"134","article-title":"Distributed optimization by ant colonies","author":"Colorni A.","year":"1991","unstructured":"A. Colorni , M. Dorigo , and V. Maniezzo . \" Distributed optimization by ant colonies ,\" Proceedings of the European Conference on Artificial Life , pp. 134 -- 142 , Amsterdam, 1991 . A. Colorni, M. Dorigo, and V. Maniezzo. \"Distributed optimization by ant colonies,\" Proceedings of the European Conference on Artificial Life, pp. 134--142, Amsterdam, 1991.","journal-title":"Proceedings of the European Conference on Artificial Life"},{"volume-title":"Department of Computer Science","year":"1999","key":"e_1_3_2_1_8_1","unstructured":"Tech. rep. CSE-94-02-04 , Department of Computer Science , University of Washington, Seattle. E. Di Caro, E. D. Bonabeau, M. Dorigo, G. Th'eraulaz, ( 1999 ). From Natural to Artificial Swarm Intelligence. Oxford University Press . Tech. rep. CSE-94-02-04, Department of Computer Science, University of Washington, Seattle. E. Di Caro, E. D. Bonabeau, M. Dorigo, G. Th'eraulaz, (1999). From Natural to Artificial Swarm Intelligence. Oxford University Press."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/4235.585892"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/3477.484436"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1613\/jair.530"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"e_1_3_2_1_13_1","first-page":"232204","article-title":"Data communications and networking","volume":"0","author":"Forouzan B. A.","year":"2001","unstructured":"B. A. Forouzan , \" Data communications and networking ,\" Mc-Graw Hill, ISBN 0-07 - 232204 - 232207 , 2001 . B. A. Forouzan, \"Data communications and networking,\" Mc-Graw Hill, ISBN 0-07-232204-7, 2001.","journal-title":"Mc-Graw Hill, ISBN"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0219525998000168"},{"key":"e_1_3_2_1_15_1","first-page":"37","volume-title":"Conf. on Parallel Architectures and Compilation Techniques","author":"Liang J.","year":"2000","unstructured":"J. Liang , S. Swaminathan , and R. Tessier , \" aSOC: a scalable, single-chip communication architectures,\" in IEEE Int . Conf. on Parallel Architectures and Compilation Techniques , pp. 37 -- 46 , Oct. 2000 . J. Liang, S. Swaminathan, and R. Tessier, \"aSOC: a scalable, single-chip communication architectures,\" in IEEE Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 37--46, Oct. 2000."},{"key":"e_1_3_2_1_16_1","first-page":"255","volume-title":"CNSR","author":"Yun H.","year":"2004","unstructured":"H. Yun and A. N. Zincir-Heywood , \" Intelligent Ants for Adaptive Network Routing,\" in Proc . CNSR , pp. 255 -- 261 , 2004 . H. Yun and A. N. Zincir-Heywood, \"Intelligent Ants for Adaptive Network Routing,\" in Proc. CNSR, pp. 255--261, 2004."},{"key":"e_1_3_2_1_17_1","first-page":"294","volume-title":"Hot Interconnection","author":"Zhu X.","year":"2002","unstructured":"Wang, X. Zhu , L. Peh , S. Malik , \"Orion : A Power-Performance Simulator for Interconnection Network,\" in Proc . Hot Interconnection , Stanford, CA , pp. 294 -- 305 , August 2002 . Wang, X. Zhu, L. Peh, S. Malik, \"Orion: A Power-Performance Simulator for Interconnection Network,\" in Proc. Hot Interconnection, Stanford, CA, pp. 294--305, August 2002."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.35"}],"event":{"name":"SBCCI06: 19th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Ouro Preto MG Brazil","acronym":"SBCCI06"},"container-title":["Proceedings of the 19th annual symposium on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1150343.1150363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,8]],"date-time":"2023-01-08T01:48:21Z","timestamp":1673142501000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1150343.1150363"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,8,28]]},"references-count":18,"alternative-id":["10.1145\/1150343.1150363","10.1145\/1150343"],"URL":"https:\/\/doi.org\/10.1145\/1150343.1150363","relation":{},"subject":[],"published":{"date-parts":[[2006,8,28]]},"assertion":[{"value":"2006-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}