{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T03:24:59Z","timestamp":1764645899876,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,8,28]]},"DOI":"10.1145\/1150343.1150365","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:04:00Z","timestamp":1161209040000},"page":"68-73","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Area and performance optimization of a generic network-on-chip architecture"],"prefix":"10.1145","author":[{"given":"M\u00e1rio P.","family":"V\u00e9stias","sequence":"first","affiliation":[{"name":"INESC-ID\/ISEL, Lisbon"}]},{"given":"Hor\u00e1cio C.","family":"Neto","sequence":"additional","affiliation":[{"name":"INESC-ID\/IST, Lisbon"}]}],"member":"320","published-online":{"date-parts":[[2006,8,28]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"K. A Power and Performance Model for Networks on Chip Architectures. In Proceedings of Design Automation and Test in Europe Conference (Feb.","author":"Banerjee L.","year":"2004","unstructured":"Banerjee , L. , Vellanki , P. , Chatha , K. A Power and Performance Model for Networks on Chip Architectures. In Proceedings of Design Automation and Test in Europe Conference (Feb. 2004 ). Banerjee, L., Vellanki, P., Chatha, K. A Power and Performance Model for Networks on Chip Architectures. In Proceedings of Design Automation and Test in Europe Conference (Feb. 2004)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.004"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the IEEE NorChip Conference, (Nov.","author":"Hemani A.","year":"2000","unstructured":"Hemani , A. , Jantsch , A. , Kumar , S. , Postula , A. , Oberg , J. , Millberg , M. and Lindqvist , D . Network on Chip: An Architecture for Billion Transistor Era . In Proceedings of the IEEE NorChip Conference, (Nov. 2000 ). Hemani, A., Jantsch, A., Kumar, S., Postula, A., Oberg, J., Millberg, M. and Lindqvist, D. Network on Chip: An Architecture for Billion Transistor Era. In Proceedings of the IEEE NorChip Conference, (Nov. 2000)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"issue":"4598","key":"e_1_3_2_1_7_1","first-page":"671","volume":"220","author":"Kirkpatrick S.","year":"1983","unstructured":"Kirkpatrick , S. , Gelatt , C. Vecchi , M. Optimization by Simulated Annealing. Science , 220 ( 4598 ), May 1983 , pp. 671 --- 680 . Kirkpatrick, S., Gelatt, C. Vecchi, M. Optimization by Simulated Annealing. Science, 220(4598),May 1983, pp. 671---680.","journal-title":"Simulated Annealing. Science"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1081081.1081130"},{"key":"e_1_3_2_1_9_1","volume-title":"S. Algorithms and Tools for NoC Based System Design. In Symposium on Integrated Circuits and System Design, (Sep.","author":"Lei T.","year":"2003","unstructured":"Lei , T. , Kumar , S. Algorithms and Tools for NoC Based System Design. In Symposium on Integrated Circuits and System Design, (Sep. 2003 ). Lei, T., Kumar, S. Algorithms and Tools for NoC Based System Design. In Symposium on Integrated Circuits and System Design, (Sep. 2003)."},{"key":"e_1_3_2_1_10_1","volume-title":"R. Interconnection Networks Enable Fine-Grain Dyanmic Multi-Tasking on FPGAs. In Proceedings of Field Programmable Logic Conference, (Sept","author":"Marescaux T.","year":"2002","unstructured":"Marescaux , T. , Bartic , A. , Verkest , D. , Vernalde , S , Lauwereins , R. Interconnection Networks Enable Fine-Grain Dyanmic Multi-Tasking on FPGAs. In Proceedings of Field Programmable Logic Conference, (Sept 2002 ). Marescaux, T., Bartic, A., Verkest, D., Vernalde, S, Lauwereins, R. Interconnection Networks Enable Fine-Grain Dyanmic Multi-Tasking on FPGAs. In Proceedings of Field Programmable Logic Conference, (Sept 2002)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/968879.969207"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057769"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016763"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.07.009"},{"key":"e_1_3_2_1_16_1","volume-title":"Packetized On-Chip Interconnection Communication Analysis for MPSoC. In Proceedings of Design Automation and Test in Europe Conference, (March","author":"Ye T.","year":"2003","unstructured":"Ye T. , Benini L. , De Micheli G. , Packetized On-Chip Interconnection Communication Analysis for MPSoC. In Proceedings of Design Automation and Test in Europe Conference, (March 2003 ). Ye T., Benini L., De Micheli G., Packetized On-Chip Interconnection Communication Analysis for MPSoC. In Proceedings of Design Automation and Test in Europe Conference, (March 2003)."}],"event":{"name":"SBCCI06: 19th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Ouro Preto MG Brazil","acronym":"SBCCI06"},"container-title":["Proceedings of the 19th annual symposium on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1150343.1150365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,8]],"date-time":"2023-01-08T01:48:25Z","timestamp":1673142505000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1150343.1150365"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,8,28]]},"references-count":16,"alternative-id":["10.1145\/1150343.1150365","10.1145\/1150343"],"URL":"https:\/\/doi.org\/10.1145\/1150343.1150365","relation":{},"subject":[],"published":{"date-parts":[[2006,8,28]]},"assertion":[{"value":"2006-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}