{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:16:55Z","timestamp":1742393815710},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,8,28]]},"DOI":"10.1145\/1150343.1150377","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T18:04:00Z","timestamp":1161194640000},"page":"113-118","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Energy aware multiple clock domain scheduling for a bit-serial, self-timed architecture"],"prefix":"10.1145","author":[{"given":"Heiner","family":"Giefers","sequence":"first","affiliation":[{"name":"University Paderborn, Paderborn, Germany"}]},{"given":"Achim","family":"Rettberg","sequence":"additional","affiliation":[{"name":"University Paderborn, Paderborn, Germany"}]}],"member":"320","published-online":{"date-parts":[[2006,8,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.645070"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/968881.969334"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/11596356_46"},{"key":"e_1_3_2_1_5_1","first-page":"65","volume-title":"In Proceedings of the Workshop on Power-Aware Computer Systems","author":"Hsu C. H.","year":"2000"},{"key":"e_1_3_2_1_6_1","unstructured":"http:\/\/www.vlsitechnology.org. Vlsi and asic technology standard cell library design.  http:\/\/www.vlsitechnology.org. Vlsi and asic technology standard cell library design."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264997"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/253052.253054"},{"volume-title":"White Paper","year":"2004","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206265"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344530"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/942808.943987"},{"volume-title":"Deutsches Patent- und Markenamt","year":"2004","author":"Rettberg A.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/789083.1022886"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777875"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774899"},{"volume-title":"Synopsys Inc.","year":"2005","author":"Synopsys Inc.","key":"e_1_3_2_1_17_1"}],"event":{"name":"SBCCI06: 19th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Ouro Preto MG Brazil","acronym":"SBCCI06"},"container-title":["Proceedings of the 19th annual symposium on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1150343.1150377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T20:48:40Z","timestamp":1673124520000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1150343.1150377"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,8,28]]},"references-count":17,"alternative-id":["10.1145\/1150343.1150377","10.1145\/1150343"],"URL":"https:\/\/doi.org\/10.1145\/1150343.1150377","relation":{},"subject":[],"published":{"date-parts":[[2006,8,28]]},"assertion":[{"value":"2006-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}