{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:05:26Z","timestamp":1747893926151,"version":"3.32.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,8,28]]},"DOI":"10.1145\/1150343.1150381","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:04:00Z","timestamp":1161209040000},"page":"137-142","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Fast disjoint transistor networks from BDDs"],"prefix":"10.1145","author":[{"given":"Leomar S.","family":"da Rosa Junior","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Brazil"}]},{"given":"Felipe S.","family":"Marques","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Brazil"}]},{"given":"Tiago M. G.","family":"Cardoso","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Brazil"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Brazil"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota"}]},{"given":"Andr\u00e9 I.","family":"Reis","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2006,8,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/266388.266604"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343800"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370564"},{"key":"e_1_3_2_1_5_1","first-page":"87","article-title":"An efficient algorithm for low power pass transistor logic synthesis","author":"Shelar R.S.","year":"2002","unstructured":"R.S. Shelar and S.S. Sapatnekar . An efficient algorithm for low power pass transistor logic synthesis . ASP-DAC 2002 . Pages: 87 -- 92 . R.S. Shelar and S.S. Sapatnekar. An efficient algorithm for low power pass transistor logic synthesis. ASP-DAC 2002. Pages:87--92.","journal-title":"ASP-DAC"},{"key":"e_1_3_2_1_6_1","first-page":"46","volume-title":"Vol.: 39 , Number: 1","author":"Avci M.","year":"2003","unstructured":"M. Avci and T. Yildirim . General design method for complementary pass transistor logic circuits. Electronics Letters , Vol.: 39 , Number: 1 , 9 Jan. 2003 . Pages: 46 -- 48 . M. Avci and T. Yildirim. General design method for complementary pass transistor logic circuits. Electronics Letters, Vol.: 39 , Number: 1 , 9 Jan. 2003. Pages:46--48."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853601"},{"key":"e_1_3_2_1_8_1","first-page":"1118","volume-title":"Associating CMOS transistors with BDD arcs for technology mapping. Electronics Letters, v. 31, n. 14","author":"Reis A.I.","year":"1995","unstructured":"A.I. Reis , M. Robert , D. Auvergne and R. Reis . Associating CMOS transistors with BDD arcs for technology mapping. Electronics Letters, v. 31, n. 14 , p. 1118 -- 1120 , 1995 . A.I. Reis, M. Robert, D. Auvergne and R. Reis. Associating CMOS transistors with BDD arcs for technology mapping. Electronics Letters, v. 31, n. 14, p. 1118--1120, 1995."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/266388.266570"},{"volume-title":"VLSI, 1999. Proceedings of the Ninth Great Lakes Symposium. Page(s): 172--175","author":"Liu C. L.","key":"e_1_3_2_1_10_1","unstructured":"C. L. Liu and J. A. Abraham . Transistor level synthesis for static CMOS combinational circuits . VLSI, 1999. Proceedings of the Ninth Great Lakes Symposium. Page(s): 172--175 . C. L. Liu and J. A. Abraham. Transistor level synthesis for static CMOS combinational circuits. VLSI, 1999. Proceedings of the Ninth Great Lakes Symposium. Page(s): 172--175."},{"key":"e_1_3_2_1_11_1","first-page":"45","volume-title":"Proceedings of MALOPD","author":"Gavrilov S.","year":"1999","unstructured":"S. Gavrilov and A. Glebiy . BDD based circuit level structural optimization for digital CMOS . Proceedings of MALOPD 1999 . Pages: 45 -- 49 . S. Gavrilov and A. Glebiy. BDD based circuit level structural optimization for digital CMOS. Proceedings of MALOPD 1999. Pages: 45--49."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"M. Kanecko and J. Tian. Concurrent cell generation and mapping for CMOS logic circuits. ASPDAC97. Pp. 247--52. M. Kanecko and J. Tian. Concurrent cell generation and mapping for CMOS logic circuits. ASPDAC97. Pp. 247--52.","DOI":"10.1109\/ASPDAC.1997.600134"},{"key":"e_1_3_2_1_13_1","first-page":"199","volume-title":"SBCCI","author":"Poli E.B.","year":"2003","unstructured":"R. E.B. Poli , F.R. Schneider , R.P. Ribas and A.I. Reis . Unified theory to build cell-level transistor networks from BDDs . SBCCI 2003 . Pages: 199 -- 204 . R.E.B. Poli, F.R. Schneider, R.P. Ribas and A.I. Reis. Unified theory to build cell-level transistor networks from BDDs. SBCCI 2003. Pages: 199--204."}],"event":{"name":"SBCCI06: 19th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Ouro Preto MG Brazil","acronym":"SBCCI06"},"container-title":["Proceedings of the 19th annual symposium on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1150343.1150381","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T16:26:32Z","timestamp":1736612792000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1150343.1150381"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,8,28]]},"references-count":13,"alternative-id":["10.1145\/1150343.1150381","10.1145\/1150343"],"URL":"https:\/\/doi.org\/10.1145\/1150343.1150381","relation":{},"subject":[],"published":{"date-parts":[[2006,8,28]]},"assertion":[{"value":"2006-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}