{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T16:40:02Z","timestamp":1736613602756,"version":"3.32.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,8,28]]},"DOI":"10.1145\/1150343.1150388","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:04:00Z","timestamp":1161209040000},"page":"167-172","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A cell library for low power high performance CMOS voltage-mode quaternary logic"],"prefix":"10.1145","author":[{"given":"Ricardo C. G.","family":"da Silva","sequence":"first","affiliation":[{"name":"UFRGS - PGMICRO, Porto Alegre, RS, Brazil"}]},{"given":"Henri","family":"Boudinov","sequence":"additional","affiliation":[{"name":"Instituto de F\u00edsica - UFRGS, Porto Alegre, RS, Brazil"}]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[{"name":"Escola de Engenharia - UFRGS, Porto Alegre, RS, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2006,8,28]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors 2004. International Technology Roadmap for Semiconductors 2004."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.56"},{"key":"e_1_3_2_1_3_1","first-page":"340","volume-title":"Proceedings of NORCHIP'99","author":"Dubrova E.","year":"1999"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675860"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676392"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/45.376636"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.475711"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"B. Radanovic M. Syrzycki Current-mode CMOS adders using multiple-valued logic Canadian Conference on Electrical and Computer Engineering pp. 190--193 1996. B. Radanovic M. Syrzycki Current-mode CMOS adders using multiple-valued logic Canadian Conference on Electrical and Computer Engineering pp. 190--193 1996.","DOI":"10.1109\/CCECE.1996.548069"},{"key":"e_1_3_2_1_9_1","unstructured":"J. Shen et al. Neuron-MOS current mirror circuit and its application to multi-valued logic IEICE Trans. Inf.&Syst. E82-D 5 pp. 940--948 1999. J. Shen et al. Neuron-MOS current mirror circuit and its application to multi-valued logic IEICE Trans. Inf.&Syst. E82-D 5 pp. 940--948 1999."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"D. H. Y. Teng R. J. Bolton A self-restored current-mode CMOS multiple-valued logic design architecture 1999 IEEE pacific Rim Conf. on Communications Computers and Signal Processing (PASRIM'99) pp. 436--439 1999. D. H. Y. Teng R. J. Bolton A self-restored current-mode CMOS multiple-valued logic design architecture 1999 IEEE pacific Rim Conf. on Communications Computers and Signal Processing (PASRIM'99) pp. 436--439 1999.","DOI":"10.1109\/PACRIM.1999.799569"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/850983.855349"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Y. Yasuda Y. Tokuda S. Zhaima K. Pak T. Nakamura and A. Yoshida Realization of quaternary logic circuits by n-channel MOS devices IEEE jour. of solid-state circuits vol. SC-21 no. 1 pp. 162--168 1986. Y. Yasuda Y. Tokuda S. Zhaima K. Pak T. Nakamura and A. Yoshida Realization of quaternary logic circuits by n-channel MOS devices IEEE jour. of solid-state circuits vol. SC-21 no. 1 pp. 162--168 1986.","DOI":"10.1109\/JSSC.1986.1052493"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19981763"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/998681.1006759"},{"volume-title":"Lattice Press","year":"2000","author":"Wolf S.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/132250"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/850979.855099"},{"key":"e_1_3_2_1_18_1","unstructured":"J. M. Rabaey \"Digital Integrated Circuits: A Design Perspective\" Prentice Hall NJ 1996. J. M. Rabaey \"Digital Integrated Circuits: A Design Perspective\" Prentice Hall NJ 1996."}],"event":{"name":"SBCCI06: 19th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Ouro Preto MG Brazil","acronym":"SBCCI06"},"container-title":["Proceedings of the 19th annual symposium on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1150343.1150388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T16:26:49Z","timestamp":1736612809000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1150343.1150388"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,8,28]]},"references-count":18,"alternative-id":["10.1145\/1150343.1150388","10.1145\/1150343"],"URL":"https:\/\/doi.org\/10.1145\/1150343.1150388","relation":{},"subject":[],"published":{"date-parts":[[2006,8,28]]},"assertion":[{"value":"2006-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}