{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:41:27Z","timestamp":1725615687090},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,8,28]]},"DOI":"10.1145\/1150343.1150395","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T18:04:00Z","timestamp":1161194640000},"page":"202-207","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Evaluation of SEU and crosstalk effects in network-on-chip switches"],"prefix":"10.1145","author":[{"given":"Arthur Pereira","family":"Frantz","sequence":"first","affiliation":[{"name":"UFRGS, Porto Alegre, RS, Brazil"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, RS, Brazil"}]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, RS, Brazil"}]},{"given":"\u00c9rika","family":"Cota","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, RS, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2006,8,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"volume-title":"CA 1997.","author":"Duato J.","key":"e_1_3_2_1_3_1","unstructured":"Duato , J. ; Yalamanchili , S. ; Ni , L. ; Interconnection Networks : An Engineering Approach\". IEEE Computer Society, Los Alamitos , CA 1997. Duato, J.; Yalamanchili, S.; Ni, L.; Interconnection Networks: An Engineering Approach\". IEEE Computer Society, Los Alamitos, CA 1997."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39762-5_60"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.855790"},{"key":"e_1_3_2_1_7_1","volume-title":"Series: Frontiers in Electronic Testing","author":"Kastensmidt F.","year":"2006","unstructured":"Kastensmidt , F. , Carro , L. , Reis , R. ; Fault-Tolerance Techniques for SRAM-based FPGAs , Series: Frontiers in Electronic Testing , Springer , Vol . 32, 2006 . 180 p. Kastensmidt, F., Carro, L., Reis, R.; Fault-Tolerance Techniques for SRAM-based FPGAs, Series: Frontiers in Electronic Testing, Springer, Vol. 32, 2006. 180 p."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.10"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.19"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/882452.874339"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974911"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121009"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/851035.856396"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119817"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.10"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.855790"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/339492.340030"},{"key":"e_1_3_2_1_19_1","first-page":"169","volume-title":"17th Symposium on Integrated Circuits and Systems (SBCCI), 2003. Proceedings..","author":"Zeferino C. A.","year":"2003","unstructured":"Zeferino , C. A. , Susin , A. A. , \" So CIN : A Parametric and Scalable Network-on-Chip \". In: 17th Symposium on Integrated Circuits and Systems (SBCCI), 2003. Proceedings.. pp. 169 -- 174 , 2003 . Zeferino, C. A., Susin, A. A., \"SoCIN: A Parametric and Scalable Network-on-Chip\". In: 17th Symposium on Integrated Circuits and Systems (SBCCI), 2003. Proceedings.. pp. 169--174, 2003."}],"event":{"name":"SBCCI06: 19th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Ouro Preto MG Brazil","acronym":"SBCCI06"},"container-title":["Proceedings of the 19th annual symposium on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1150343.1150395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T20:49:38Z","timestamp":1673124578000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1150343.1150395"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,8,28]]},"references-count":19,"alternative-id":["10.1145\/1150343.1150395","10.1145\/1150343"],"URL":"https:\/\/doi.org\/10.1145\/1150343.1150395","relation":{},"subject":[],"published":{"date-parts":[[2006,8,28]]},"assertion":[{"value":"2006-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}