{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T05:18:50Z","timestamp":1672291130024},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"2","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2006,5]]},"abstract":"<jats:p>Configurable multiprocessor platforms consist of multiple soft processors configured on FPGA devices. They have become an attractive choice for implementing many computing applications. In addition to the various ways of distributing software execution among the multiple soft processors, the application designer can customize soft processors and the connections between them in order to improve the performance of the applications running on the multiprocessor platform. State-of-the-art design tools rely on low-level simulation to explore the various design trade-offs offered by configurable multiprocessor platforms. These low-level simulation based exploration techniques are too time-consuming and can be a major bottleneck to efficient design space exploration on these platforms. We propose a design space exploration technique for configurable multiprocessor platforms using arithmetic-level cycle-accurate hardware--software cosimulation. Arithmetic-level abstractions of the hardware and software execution platforms are created within the proposed cosimulation environment. The configurable multiprocessor platforms are described using these arithmetic-level abstractions. Hardware and software simulators are tightly integrated to concurrently simulate the arithmetic behavior of the multiprocessor platform. The simulation within the integrated simulators are synchronized to provide cycle-accurate simulation results for the complete multiprocessor platform. By doing so, we significantly speed up the cosimulation process for configurable multiprocessor platforms. Exploration of the various hardware-software design trade-offs provided by configurable multiprocessor platforms can be performed within the proposed cycle-accurate cosimulation environment. After the final designs are identified, the corresponding low-level implementations with the desired cycle-accurate arithmetic behavior are generated automatically. For illustrative purposes, we provide an implementation of our approach based on MATLAB\/Simulink. We show the cosimulation of two numerical computation applications and one image-processing application on a popular configurable multiprocessor platform within the MATLAB\/Simulink-based cosimulation environment. For these three applications, our arithmetic-level cosimulation approach leads to speed-ups in simulation time of up to more than 800x compared with the low-level simulation approaches. The designs of these applications identified using our arithmetic-level cosimulation approach achieve execution time speed-ups up to 5.6x, compared with other designs considered in our experiments.<\/jats:p>","DOI":"10.1145\/1151074.1151080","type":"journal-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T18:11:32Z","timestamp":1161195092000},"page":"355-382","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Design space exploration using arithmetic-level hardware--software cosimulation for configurable multiprocessor platforms"],"prefix":"10.1145","volume":"5","author":[{"given":"Jingzhao","family":"Ou","sequence":"first","affiliation":[{"name":"Xilinx, Inc., San Jose, CA"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA"}]}],"member":"320","published-online":{"date-parts":[[2006,5]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Altera Inc. http:\/\/www.altera.com\/.  Altera Inc. http:\/\/www.altera.com\/."},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA). ACM","author":"Andraka R.","year":"1998","unstructured":"Andraka , R. 1998 . A survey of CORDIC algorithms for FPGAs . In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA). ACM , Monterey, California. ACM Press, New York. 10.1145\/275107.275139 Andraka, R. 1998. A survey of CORDIC algorithms for FPGAs. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA). ACM, Monterey, California. ACM Press, New York. 10.1145\/275107.275139"},{"key":"e_1_2_1_3_1","unstructured":"Balarin F. Chiodo M. Engeles D. and etal 1997. hardware--software Codesign of embedded systems. the POLIS approach. Kluwer Academic Publ. Boston MA.   Balarin F. Chiodo M. Engeles D. and et al. 1997. hardware--software Codesign of embedded systems. the POLIS approach. Kluwer Academic Publ. Boston MA."},{"key":"e_1_2_1_4_1","unstructured":"Celoxica Inc. DK4. http:\/\/www.celoxica.com\/products\/tools\/dk.asp.  Celoxica Inc. DK4. http:\/\/www.celoxica.com\/products\/tools\/dk.asp."},{"key":"e_1_2_1_5_1","unstructured":"Chappell S. and Sullivan C. 2004. Handel-C for co-processing and Codesign of field programmable System-on-Chip. Celoxica Inc. online available at http:\/\/www.celoxica.com\/.  Chappell S. and Sullivan C. 2004. Handel-C for co-processing and Codesign of field programmable System-on-Chip. Celoxica Inc. online available at http:\/\/www.celoxica.com\/."},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. 10","author":"Cong J.","unstructured":"Cong , J. , Fan , Y. , Han , G. , Jagannathan , A. , Reinman , G. , and Zhang , Z . 2005. Instruction set extension with shadow resisters for configurable processors . In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. 10 .1145\/1046192.1046206 Cong, J., Fan, Y., Han, G., Jagannathan, A., Reinman, G., and Zhang, Z. 2005. Instruction set extension with shadow resisters for configurable processors. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. 10.1145\/1046192.1046206"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1995.1132"},{"key":"e_1_2_1_8_1","unstructured":"Gaisler Research Inc. LEON3 user manual. online available at http:\/\/www.gaisler.com\/.  Gaisler Research Inc. LEON3 user manual. online available at http:\/\/www.gaisler.com\/."},{"key":"e_1_2_1_9_1","unstructured":"Galicki P. 2003. FPGAs have the multiprocessing I\/O infrastructure to meet 3G base station design goals. Xilinx Xcell Journal online available at http:\/\/www.xilinx.com\/publications\/xcellonline\/xcell_45\/xc_pdf\/xc_2dfabric45.pdf.  Galicki P. 2003. FPGAs have the multiprocessing I\/O infrastructure to meet 3G base station design goals. Xilinx Xcell Journal online available at http:\/\/www.xilinx.com\/publications\/xcellonline\/xcell_45\/xc_pdf\/xc_2dfabric45.pdf."},{"key":"e_1_2_1_10_1","volume-title":"International Conference on Parallel and Distributed Computing and Systems.","author":"Gupta S.","unstructured":"Gupta , S. , Luthra , M. , Dutt , N. , Gupta , R. , and Nicolau , A . 2003. Hardware and interface synthesis of fpga blocks using parallelizing code transformations . In International Conference on Parallel and Distributed Computing and Systems. Gupta, S., Luthra, M., Dutt, N., Gupta, R., and Nicolau, A. 2003. Hardware and interface synthesis of fpga blocks using parallelizing code transformations. In International Conference on Parallel and Distributed Computing and Systems."},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of IEEE Reconfigurable Architectures Workshop (RAW).","author":"Hall M.","unstructured":"Hall , M. , Diniz , P. , Bondalapati , K. , Ziegler , H. , Duncan , P. , Jain , R. , and Granack , J . 1999. DEFACTO: A design environment for adaptive computing technology . In Proceedings of IEEE Reconfigurable Architectures Workshop (RAW). Hall, M., Diniz, P., Bondalapati, K., Ziegler, H., Duncan, P., Jain, R., and Granack, J. 1999. DEFACTO: A design environment for adaptive computing technology. In Proceedings of IEEE Reconfigurable Architectures Workshop (RAW)."},{"key":"e_1_2_1_12_1","volume-title":"International Conference on VLSI Design: VLSI in Multimedia Applications.","author":"Hartenstein R.","unstructured":"Hartenstein , R. and Becker , J . 1997. Hardware\/software Codesign for data-driven Xputer-based accelerators . In International Conference on VLSI Design: VLSI in Multimedia Applications. Hartenstein, R. and Becker, J. 1997. Hardware\/software Codesign for data-driven Xputer-based accelerators. In International Conference on VLSI Design: VLSI in Multimedia Applications."},{"key":"e_1_2_1_13_1","unstructured":"Impulse Accelerated Technology Inc. Codeveloper. http:\/\/www.impulsec.com\/.  Impulse Accelerated Technology Inc. Codeveloper. http:\/\/www.impulsec.com\/."},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM).","author":"James-Roxby P.","unstructured":"James-Roxby , P. , Schumacher , P. , and Ross , C . 2004. A single program multiple data parallel processing platform for FPGAs . In Proceedings of IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). James-Roxby, P., Schumacher, P., and Ross, C. 2004. A single program multiple data parallel processing platform for FPGAs. In Proceedings of IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)."},{"key":"e_1_2_1_15_1","unstructured":"Jin Y. Ravindran K. Satish N. and Keutzer K. 2005. An FPGA-based soft multiprocessor system for ipv4 packet forwarding.  Jin Y. Ravindran K. Satish N. and Keutzer K. 2005. An FPGA-based soft multiprocessor system for ipv4 packet forwarding."},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of ACM International Symposium on Field Programmable Gate Arrays (FPGA). 10","author":"Jones A. K.","unstructured":"Jones , A. K. , Hoare , R. , and Kusic , D . 2005. An FPGA-based VLIW processor with custom hardware execution . In Proceedings of ACM International Symposium on Field Programmable Gate Arrays (FPGA). 10 .1145\/1046192.1046207 Jones, A. K., Hoare, R., and Kusic, D. 2005. An FPGA-based VLIW processor with custom hardware execution. In Proceedings of ACM International Symposium on Field Programmable Gate Arrays (FPGA). 10.1145\/1046192.1046207"},{"key":"e_1_2_1_17_1","unstructured":"Lampret D. Chen C.-M. Mlinar M. etal OpenRISC 1000 architecture manual. online available at http:\/\/www.opencores.org\/.  Lampret D. Chen C.-M. Mlinar M. et al. OpenRISC 1000 architecture manual. online available at http:\/\/www.opencores.org\/."},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of International Symposium on Microarchitecture (MICRO).","author":"Lee C.","unstructured":"Lee , C. , Potkonjak , M. , and Mangione-Smith , W. H . 1997. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems . In Proceedings of International Symposium on Microarchitecture (MICRO). Lee, C., Potkonjak, M., and Mangione-Smith, W. H. 1997. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_2_1_19_1","unstructured":"MathWorks I. http:\/\/www.mathworks.com\/.  MathWorks I. http:\/\/www.mathworks.com\/."},{"key":"e_1_2_1_20_1","unstructured":"McCloud S. 2004. Algorithmic C synthesis optimizes ESL design flows. Xilinx Xcell Journal.  McCloud S. 2004. Algorithmic C synthesis optimizes ESL design flows. Xilinx Xcell Journal."},{"key":"e_1_2_1_21_1","unstructured":"Mentor Graphics. Catapult C synthesis. http:\/\/www.mentor.com\/products\/c-based_design\/.  Mentor Graphics. Catapult C synthesis. http:\/\/www.mentor.com\/products\/c-based_design\/."},{"key":"e_1_2_1_22_1","unstructured":"Mentor Graphics Inc. http:\/\/www.mentor.com\/.  Mentor Graphics Inc. http:\/\/www.mentor.com\/."},{"key":"e_1_2_1_23_1","unstructured":"Open SystemC Initiative. online available at http:\/\/www.systemc.org\/.  Open SystemC Initiative. online available at http:\/\/www.systemc.org\/."},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM).","author":"Ou J.","unstructured":"Ou , J. and Prasanna , V. K . 2004a. PyGen: A MATLAB\/Simulink based tool for synthesizing parameterized and energy efficient designs using fpgas . In Proceedings of IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). Ou, J. and Prasanna, V. K. 2004a. PyGen: A MATLAB\/Simulink based tool for synthesizing parameterized and energy efficient designs using fpgas. In Proceedings of IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)."},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of IEEE International System-on-a-Chip Conference (SoCC).","author":"Ou J.","unstructured":"Ou , J. and Prasanna , V. K . 2004b. Rapid energy estimation of computations on FPGA based soft processors . In Proceedings of IEEE International System-on-a-Chip Conference (SoCC). Ou, J. and Prasanna, V. K. 2004b. Rapid energy estimation of computations on FPGA based soft processors. In Proceedings of IEEE International System-on-a-Chip Conference (SoCC)."},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of International Conference on Engineering of Reconfigurable Systems And Algorithms (ERSA).","author":"Ou J.","unstructured":"Ou , J. and Prasanna , V. K . 2005. Rapid energy estimation for hardware\/software application development using fpgas . In Proceedings of International Conference on Engineering of Reconfigurable Systems And Algorithms (ERSA). Ou, J. and Prasanna, V. K. 2005. Rapid energy estimation for hardware\/software application development using fpgas. In Proceedings of International Conference on Engineering of Reconfigurable Systems And Algorithms (ERSA)."},{"key":"e_1_2_1_28_1","volume-title":"Workshop on Embedded Software.","author":"Palem K. V.","unstructured":"Palem , K. V. , Talla , S. , and Wong , W . -F. 2001. Compiler optimizations for adaptive EPIC processors . In Workshop on Embedded Software. Palem, K. V., Talla, S., and Wong, W.-F. 2001. Compiler optimizations for adaptive EPIC processors. In Workshop on Embedded Software."},{"key":"e_1_2_1_29_1","unstructured":"Plaks T. P. 2001. Engineering of reconfigurable hardware\/software objects. Journal of Supercomputing. 10.1023\/A:1011195109315   Plaks T. P. 2001. Engineering of reconfigurable hardware\/software objects. Journal of Supercomputing. 10.1023\/A:1011195109315"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and its applications (FPL).","author":"Shi C.","unstructured":"Shi , C. , Hwang , J. , McMillan , S. , Root , A. , and Singh , V . 2004. A system level resource estimation tool for FPGAs . In Proceedings of International Conference on Field Programmable Logic and its applications (FPL). Shi, C., Hwang, J., McMillan, S., Root, A., and Singh, V. 2004. A system level resource estimation tool for FPGAs. In Proceedings of International Conference on Field Programmable Logic and its applications (FPL)."},{"key":"e_1_2_1_31_1","unstructured":"Xilinx Inc. http:\/\/www.xilinx.com\/.  Xilinx Inc. http:\/\/www.xilinx.com\/."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1151074.1151080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T18:45:32Z","timestamp":1672253132000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1151074.1151080"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,5]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2006,5]]}},"alternative-id":["10.1145\/1151074.1151080"],"URL":"https:\/\/doi.org\/10.1145\/1151074.1151080","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006,5]]},"assertion":[{"value":"2006-05-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}