{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T08:35:40Z","timestamp":1765960540943,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,9,16]],"date-time":"2006-09-16T00:00:00Z","timestamp":1158364800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,9,16]]},"DOI":"10.1145\/1152154.1152162","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:04:00Z","timestamp":1161209040000},"page":"23-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":150,"title":["Core architecture optimization for heterogeneous chip multiprocessors"],"prefix":"10.1145","author":[{"given":"Rakesh","family":"Kumar","sequence":"first","affiliation":[{"name":"University of California, San Diego, La Jolla, CA"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[{"name":"HP Labs, Palo Alto, CA"}]}],"member":"320","published-online":{"date-parts":[[2006,9,16]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors 2003 http:\/\/public.itrs.net.  International Technology Roadmap for Semiconductors 2003 http:\/\/public.itrs.net."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.51"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062295"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033367"},{"key":"e_1_3_2_1_7_1","volume-title":"Technology independent area and delay estimates for microprocessor building blocks","author":"Gupta S.","year":"1998","unstructured":"S. Gupta , S. Keckler , and D. Burger . Technology independent area and delay estimates for microprocessor building blocks . In University of Texas at Austin Technical Report TR-00-05, 1998 . S. Gupta, S. Keckler, and D. Burger. Technology independent area and delay estimates for microprocessor building blocks. In University of Texas at Austin Technical Report TR-00-05, 1998."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques","author":"Huh J.","year":"2001","unstructured":"J. Huh , S. W. Keckler , and D. Burger . Exploring the design space of future CMPs . In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques , 2001 . J. Huh, S. W. Keckler, and D. Burger. Exploring the design space of future CMPs. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2001."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2004.1437388"},{"key":"e_1_3_2_1_10_1","volume-title":"Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction. In International Symposium on Microarchitecture","author":"Kumar R.","year":"2003","unstructured":"R. Kumar , K. I. Farkas , N. P. Jouppi , P. Ranganathan , and D. M. Tullsen . Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction. In International Symposium on Microarchitecture , Dec. 2003 . R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen. Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction. In International Symposium on Microarchitecture, Dec. 2003."},{"key":"e_1_3_2_1_11_1","volume-title":"Single-ISA Heterogeneous Multi-core Architectures for Multithreaded Workload Performance. In International Symposium on Computer Architecture","author":"Kumar R.","year":"2004","unstructured":"R. Kumar , D. M. Tullsen , P. Ranganathan , N. P. Jouppi , and K. I. Farkas . Single-ISA Heterogeneous Multi-core Architectures for Multithreaded Workload Performance. In International Symposium on Computer Architecture , June 2004 . R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas. Single-ISA Heterogeneous Multi-core Architectures for Multithreaded Workload Performance. In International Symposium on Computer Architecture, June 2004."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430567"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.68123"},{"key":"e_1_3_2_1_18_1","volume-title":"Artificial Intelligence","author":"Rich E.","year":"1991","unstructured":"E. Rich and K. Knight . Artificial Intelligence , 2 nd Edition. Morgan Kaufmann , 1991 . E. Rich and K. Knight. Artificial Intelligence, 2nd Edition. Morgan Kaufmann, 1991.","edition":"2"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_1_22_1","volume-title":"22nd Annual Computer Measurement Group Conference","author":"Tullsen D.","year":"1996","unstructured":"D. Tullsen . Simulation and modeling of a simultaneous multithreading processor . In 22nd Annual Computer Measurement Group Conference , Dec. 1996 . D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In 22nd Annual Computer Measurement Group Conference, Dec. 1996."}],"event":{"name":"PACT06: 2006 International Conference on Parallel Architectures and Compilation Techniques","sponsor":["ACM Association for Computing Machinery"],"location":"Seattle Washington USA","acronym":"PACT06"},"container-title":["Proceedings of the 15th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1152154.1152162","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1152154.1152162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:07:43Z","timestamp":1750262863000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1152154.1152162"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,9,16]]},"references-count":18,"alternative-id":["10.1145\/1152154.1152162","10.1145\/1152154"],"URL":"https:\/\/doi.org\/10.1145\/1152154.1152162","relation":{},"subject":[],"published":{"date-parts":[[2006,9,16]]},"assertion":[{"value":"2006-09-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}