{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:22Z","timestamp":1750308082066,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,9,16]],"date-time":"2006-09-16T00:00:00Z","timestamp":1158364800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,9,16]]},"DOI":"10.1145\/1152154.1152186","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:04:00Z","timestamp":1161209040000},"page":"202-211","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Branch predictor guided instruction decoding"],"prefix":"10.1145","author":[{"given":"Oliverio J.","family":"Santana","sequence":"first","affiliation":[{"name":"Universidad de Las Palmas de Gran Canaria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayose","family":"Falc\u00f3n","sequence":"additional","affiliation":[{"name":"HP Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya and Barcelona Supercomputing Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya and Barcelona Supercomputing Center"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,9,16]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Replay transmogrifier. http:\/\/www.crhc.uiuc.edu\/acs\/tools\/rpt\/.  Replay transmogrifier. http:\/\/www.crhc.uiuc.edu\/acs\/tools\/rpt\/."},{"key":"e_1_3_2_1_2_1","volume-title":"BOA: A second generation DAISY architecture. Tutorial at ISCA-31","author":"Altman E.","year":"2004","unstructured":"E. Altman and M. Gschwind . BOA: A second generation DAISY architecture. Tutorial at ISCA-31 , 2004 . E. Altman and M. Gschwind. BOA: A second generation DAISY architecture. Tutorial at ISCA-31, 2004."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264209"},{"key":"e_1_3_2_1_5_1","volume-title":"Software instrumentation as a tool for architecture and compiler research. Tutorial at ASPLOS-XI","author":"Cohn R.","year":"2004","unstructured":"R. Cohn , D. Connors , W. C. Hsu , C. K. Luk , T. Moseley , H. Patil , and V. J. Reddi . Software instrumentation as a tool for architecture and compiler research. Tutorial at ASPLOS-XI , 2004 . R. Cohn, D. Connors, W. C. Hsu, C. K. Luk, T. Moseley, H. Patil, and V. J. Reddi. Software instrumentation as a tool for architecture and compiler research. Tutorial at ASPLOS-XI, 2004."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776263"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774889"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264126"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.19"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290977"},{"key":"e_1_3_2_1_11_1","volume-title":"Intel Technology Journal","author":"Hinton G.","year":"2001","unstructured":"G. Hinton , D. Sager , M. Upton , D. Boggs , D. Caerman , A. Kyker , and P. Roussel . The microarchitecture of the Pentium 4 processor . Intel Technology Journal , 2001 . G. Hinton, D. Sager, M. Upton, D. Boggs, D. Caerman, A. Kyker, and P. Roussel. The microarchitecture of the Pentium 4 processor. Intel Technology Journal, 2001."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266802"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360137"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876441"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115957"},{"key":"e_1_3_2_1_16_1","volume-title":"Hot Chips VIII","author":"Kumar A.","year":"1996","unstructured":"A. Kumar . The HP PA-8000 RISC CPU: A high performance out-of-order processor . Hot Chips VIII , 1996 . A. Kumar. The HP PA-8000 RISC CPU: A high performance out-of-order processor. Hot Chips VIII, 1996."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/62504.62535"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360160"},{"key":"e_1_3_2_1_19_1","first-page":"381","volume":"5","author":"Peleg A.","year":"1995","unstructured":"A. Peleg and U. Weiser . Dynamic flow instruction cache memory organized around trace segments independent of virtual address line. U.S. Patent Number 5 , 381 ,533, 1995 . A. Peleg and U. Weiser. Dynamic flow instruction cache memory organized around trace segments independent of virtual address line. U.S. Patent Number 5,381,533, 1995.","journal-title":"Patent Number"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.43"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300999"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006715"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/243846.243854"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.752652"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1011528.1011532"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IWIA.2003.1262780"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/645988.674158"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/225160.225196"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383085"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/144953.145016"}],"event":{"name":"PACT06: 2006 International Conference on Parallel Architectures and Compilation Techniques","sponsor":["ACM Association for Computing Machinery"],"location":"Seattle Washington USA","acronym":"PACT06"},"container-title":["Proceedings of the 15th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1152154.1152186","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1152154.1152186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:07:44Z","timestamp":1750262864000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1152154.1152186"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,9,16]]},"references-count":30,"alternative-id":["10.1145\/1152154.1152186","10.1145\/1152154"],"URL":"https:\/\/doi.org\/10.1145\/1152154.1152186","relation":{},"subject":[],"published":{"date-parts":[[2006,9,16]]},"assertion":[{"value":"2006-09-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}