{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:22Z","timestamp":1750308082220,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,9,16]],"date-time":"2006-09-16T00:00:00Z","timestamp":1158364800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,9,16]]},"DOI":"10.1145\/1152154.1152193","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:04:00Z","timestamp":1161209040000},"page":"254-264","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["SEED"],"prefix":"10.1145","author":[{"given":"Francisco J.","family":"Mesa-Mart\u00ednez","sequence":"first","affiliation":[{"name":"University of California Santa Cruz"}]},{"given":"Michael C.","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Rochester"}]},{"given":"Jose","family":"Renau","sequence":"additional","affiliation":[{"name":"University of California Santa Cruz"}]}],"member":"320","published-online":{"date-parts":[[2006,9,16]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"237","volume-title":"Reducing the Complexity of the Register File in Dynamic Superscalar Processors. In International Symposium on Microarchitecture","author":"Balasubramonian R.","year":"2001"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_3_1","first-page":"204","volume-title":"Select-Free Instruction Scheduling Logic. In International Symposium on Microarchitecture","author":"Brown M.","year":"2001"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335263"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337602"},{"key":"e_1_3_2_1_6_1","first-page":"0027B","author":"Compaq Computer Corporation","year":"2000","journal-title":"Alpha 21264\/EV6 Microprocessor Hardware Reference Manual"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859647"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668985"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379266"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165637"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.36"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344604"},{"key":"e_1_3_2_1_13_1","first-page":"225","volume-title":"International Symposium on Microarchitecture","author":"Goshima M.","year":"2001"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277226"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566456"},{"key":"e_1_3_2_1_16_1","first-page":"248","volume-title":"Software-Hardware Cooperative Memory Disambiguation. In International Symposium on High-Performance Computer Architecture","author":"Huang R.","year":"2006"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859623"},{"key":"e_1_3_2_1_18_1","first-page":"59","volume-title":"Fast Instruction Window for Tolerating Cache Misses. In International Symposium on Computer Architecture","author":"Lebeck A.","year":"2002"},{"key":"e_1_3_2_1_19_1","first-page":"27","volume-title":"Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors. In International Symposium on High-Performance Computer Architecture","author":"Michaud P.","year":"2001"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_21_1","first-page":"90","volume-title":"Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources. In International Symposium on Microarchitecture","author":"Ponomarev D.","year":"2001"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545251"},{"key":"e_1_3_2_1_23_1","unstructured":"J. Renau et al. SESC simulator January 2005. http:\/\/sesc.sourceforge.net.  J. Renau et al. SESC simulator January 2005. http:\/\/sesc.sourceforge.net."},{"key":"e_1_3_2_1_24_1","first-page":"399","volume-title":"Scalable Hardware Memory Disambiguation for High ILP Processors. In International Symposium on Microarchitecture","author":"Sethumadhavan S.","year":"2003"},{"key":"e_1_3_2_1_26_1","unstructured":"Synopsys Inc. Design Compiler Product Information 2005. http:\/\/www.synopsys.com.  Synopsys Inc. Design Compiler Product Information 2005. http:\/\/www.synopsys.com."},{"key":"e_1_3_2_1_27_1","unstructured":"Synplicity Inc. SynplifyPro Product Information 2005. http:\/\/www.synplicity.com.  Synplicity Inc. SynplifyPro Product Information 2005. http:\/\/www.synplicity.com."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859627"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009722"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676375"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344522"}],"event":{"name":"PACT06: 2006 International Conference on Parallel Architectures and Compilation Techniques","sponsor":["ACM Association for Computing Machinery"],"location":"Seattle Washington USA","acronym":"PACT06"},"container-title":["Proceedings of the 15th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1152154.1152193","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1152154.1152193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:07:44Z","timestamp":1750262864000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1152154.1152193"}},"subtitle":["scalable, efficient enforcement of dependences"],"short-title":[],"issued":{"date-parts":[[2006,9,16]]},"references-count":32,"alternative-id":["10.1145\/1152154.1152193","10.1145\/1152154"],"URL":"https:\/\/doi.org\/10.1145\/1152154.1152193","relation":{},"subject":[],"published":{"date-parts":[[2006,9,16]]},"assertion":[{"value":"2006-09-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}