{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:31Z","timestamp":1772724811891,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,9,16]],"date-time":"2006-09-16T00:00:00Z","timestamp":1158364800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,9,16]]},"DOI":"10.1145\/1152154.1152194","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:04:00Z","timestamp":1161209040000},"page":"265-274","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["SPARTAN"],"prefix":"10.1145","author":[{"given":"Deniz","family":"Balkan","sequence":"first","affiliation":[{"name":"State University of New York, Binghamton, NY"}]},{"given":"Joseph","family":"Sharkey","sequence":"additional","affiliation":[{"name":"State University of New York, Binghamton, NY"}]},{"given":"Dmitry","family":"Ponomarev","sequence":"additional","affiliation":[{"name":"State University of New York, Binghamton, NY"}]},{"given":"Kanad","family":"Ghose","sequence":"additional","affiliation":[{"name":"State University of New York, Binghamton, NY"}]}],"member":"320","published-online":{"date-parts":[[2006,9,16]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"et. al., \"Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors\", in the Proceedings of MICRO-36","author":"Akkary H.","year":"2003","unstructured":"Akkary , H. , et. al., \"Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors\", in the Proceedings of MICRO-36 , 2003 . Akkary, H., et. al., \"Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors\", in the Proceedings of MICRO-36, 2003."},{"key":"e_1_3_2_1_2_1","volume-title":"the Proceedings of DATE","author":"Azevedo A.","year":"2002","unstructured":"Azevedo , A. , et.al., \"Profile-based Dynamic Voltage Scheduling using Program Checkpoints in COPPER Framework \" , in the Proceedings of DATE , 2002 . Azevedo, A., et.al., \"Profile-based Dynamic Voltage Scheduling using Program Checkpoints in COPPER Framework\", in the Proceedings of DATE, 2002."},{"key":"e_1_3_2_1_3_1","volume-title":"the Proceedings of MICRO-36","author":"Balakrishnan S.","year":"2003","unstructured":"Balakrishnan , S. , Sohi, G. , \" Exploiting Value Locality in Physical Register Files\" , in the Proceedings of MICRO-36 , 2003 . Balakrishnan, S., Sohi, G., \"Exploiting Value Locality in Physical Register Files\", in the Proceedings of MICRO-36, 2003."},{"key":"e_1_3_2_1_4_1","volume-title":"in the Proceedings of MICRO-34","author":"Balasubramonian R.","year":"2001","unstructured":"Balasubramonian , R. ,et. al., \"Reducing the Complexity of the Register File in Dynamic Superscalar Processor\" , in the Proceedings of MICRO-34 , 2001 . Balasubramonian, R.,et. al., \"Reducing the Complexity of the Register File in Dynamic Superscalar Processor\", in the Proceedings of MICRO-34, 2001."},{"key":"e_1_3_2_1_5_1","volume-title":"the Proceedings of HPCA-8","author":"Borch E.","year":"2002","unstructured":"Borch , E. , Tune, E. , Manne , S. , Emer , J. , \" Loose Loops Sink Chips \" , in the Proceedings of HPCA-8 , 2002 . Borch, E., Tune, E., Manne, S., Emer, J., \"Loose Loops Sink Chips\", in the Proceedings of HPCA-8, 2002."},{"key":"e_1_3_2_1_6_1","volume-title":"the Proceedings of MICRO-37","author":"Bracy A.","year":"2004","unstructured":"Bracy , A. , et.al., \"Exploiting Data-Flow Mini-Graphs in Superscalar Processors\" , in the Proceedings of MICRO-37 , 2004 . Bracy, A., et.al., \"Exploiting Data-Flow Mini-Graphs in Superscalar Processors\", in the Proceedings of MICRO-37, 2004."},{"key":"e_1_3_2_1_8_1","volume-title":"the Proceedings of ISCA-31 2004","author":"Butts J. A.","unstructured":"Butts J. A. , G. Sohi \"Use-Based Register Caching with Decoupled Indexing\" , in the Proceedings of ISCA-31 2004 Butts J. A., G. Sohi \"Use-Based Register Caching with Decoupled Indexing\", in the Proceedings of ISCA-31 2004"},{"key":"e_1_3_2_1_9_1","volume-title":"the Proceedings of. MICRO-35","author":"Butts A.","year":"2002","unstructured":"Butts , A. , Sohi, G. , \" Characterizing and Predicting Value Degree of Use\" , in the Proceedings of. MICRO-35 , 2002 . Butts, A., Sohi, G., \"Characterizing and Predicting Value Degree of Use\", in the Proceedings of. MICRO-35, 2002."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279378"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339708"},{"key":"e_1_3_2_1_12_1","volume-title":"the Proceedings of ICCD","author":"Ergin O.","year":"2004","unstructured":"Ergin O. , et.al., \"Increasing Processor Performance through Early Register Release\" , in the Proceedings of ICCD , 2004 Ergin O., et.al., \"Increasing Processor Performance through Early Register Release\", in the Proceedings of ICCD, 2004"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.29"},{"key":"e_1_3_2_1_14_1","volume-title":"the Proceedings of MICRO-25","author":"Franklin M.","unstructured":"Franklin , M. , et. al., \"Register Traffic Analysis for Streamlining Inter-Operation Communication in Fine-Grain Parallel Processors\" , in the Proceedings of MICRO-25 . Franklin, M., et. al., \"Register Traffic Analysis for Streamlining Inter-Operation Communication in Fine-Grain Parallel Processors\", in the Proceedings of MICRO-25."},{"key":"e_1_3_2_1_15_1","volume-title":"the Proceedings of HPCA-4","author":"Gonzalez A.","year":"1998","unstructured":"Gonzalez , A. , Gonzalez, J. , Valero , M. , \" Virtual-Physical Registers \" , in the Proceedings of HPCA-4 , 1998 . Gonzalez, A., Gonzalez, J., Valero, M., \"Virtual-Physical Registers\", in the Proceedings of HPCA-4, 1998."},{"key":"e_1_3_2_1_16_1","volume-title":"the Proceedings of ISCA-31","author":"Gonzalez R.","year":"2004","unstructured":"Gonzalez , R. et. al. \"A content Aware Register File Organization\" , in the Proceedings of ISCA-31 , 2004 . Gonzalez, R. et. al. \"A content Aware Register File Organization\", in the Proceedings of ISCA-31, 2004."},{"key":"e_1_3_2_1_17_1","volume-title":"the Proceedings of HPCA-4","author":"Gopal S.","year":"1998","unstructured":"Gopal , S. , Vijaykumar, T.N. , Smith , J. , Sohi , G. , \" Speculative Versioning Cache \" , in the Proceedings of HPCA-4 , 1998 . Gopal, S., Vijaykumar, T.N., Smith, J., Sohi, G., \"Speculative Versioning Cache\", in the Proceedings of HPCA-4, 1998."},{"key":"e_1_3_2_1_18_1","first-page":"Q1","author":"Hinton G.","year":"2001","unstructured":"Hinton , G. , et.al., \"The Microarchitecture of the Pentium 4 Processor\" , Intel Technology Journal , Q1 , 2001 . Hinton, G., et.al., \"The Microarchitecture of the Pentium 4 Processor\", Intel Technology Journal, Q1, 2001.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_19_1","volume-title":"the Proceedings of MICRO-31","author":"Jourdan S.","unstructured":"Jourdan , S. ,et. al. \" A Novel Renaming Scheme to Exploit Value Temporal Locality through Physical Register Reuse and Unification\" , in the Proceedings of MICRO-31 Jourdan, S.,et. al. \"A Novel Renaming Scheme to Exploit Value Temporal Locality through Physical Register Reuse and Unification\", in the Proceedings of MICRO-31"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10011"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782839"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.3"},{"key":"e_1_3_2_1_24_1","volume-title":"the Proceedings of ISCA-31","author":"Lipasti M.","year":"2004","unstructured":"Lipasti , M. , et.al., \"Physical Register Inlining\" , in the Proceedings of ISCA-31 , 2004 . Lipasti, M., et.al., \"Physical Register Inlining\", in the Proceedings of ISCA-31, 2004."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/225160.225206"},{"key":"e_1_3_2_1_26_1","volume-title":"the Proceedings of MICRO-30","author":"Martin M.","year":"1997","unstructured":"Martin , M. , Roth, A. , Fischer , C. , \" Exploiting Dead Value Information \" , in the Proceedings of MICRO-30 , 1997 . Martin, M., Roth, A., Fischer, C., \"Exploiting Dead Value Information\", in the Proceedings of MICRO-30, 1997."},{"key":"e_1_3_2_1_27_1","volume-title":"et. al., \"Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors\", in the Proceedings of MICRO-35","author":"Martinez J.","year":"2002","unstructured":"Martinez , J. , et. al., \"Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors\", in the Proceedings of MICRO-35 , 2002 . Martinez, J., et. al., \"Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors\", in the Proceedings of MICRO-35, 2002."},{"key":"e_1_3_2_1_28_1","volume-title":"the Proceedings of MICRO-32","author":"Monreal","year":"1999","unstructured":"Monreal , et.al., \"Delaying Register Allocation Through Virtual-Physical Registers\" , in the Proceedings of MICRO-32 , 1999 . Monreal, et.al., \"Delaying Register Allocation Through Virtual-Physical Registers\", in the Proceedings of MICRO-32, 1999."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.79"},{"key":"e_1_3_2_1_30_1","volume-title":"the Proceedings of ICPP-02","author":"Monreal T.","year":"2002","unstructured":"Monreal , T. , Vinals, V. , Gonzalez , A. , Valero , M. \" Hardware Schemes for Early Register Release\" , in the Proceedings of ICPP-02 , 2002 . Monreal, T., Vinals, V., Gonzalez, A., Valero, M. \"Hardware Schemes for Early Register Release\", in the Proceedings of ICPP-02, 2002."},{"key":"e_1_3_2_1_31_1","volume-title":"the Proceedings of PACT-10","author":"Morancho E.","year":"2001","unstructured":"Morancho E. , et.al., \"Recovery Mechanism for Latency Misprediction\" , in the Proceedings of PACT-10 , 2001 . Morancho E., et.al., \"Recovery Mechanism for Latency Misprediction\", in the Proceedings of PACT-10, 2001."},{"key":"e_1_3_2_1_32_1","volume-title":"An Alternative Approach\", in the Proceedings of MICRO-26","author":"Moudgill M.","year":"1993","unstructured":"Moudgill , M. , et al. \"Register Renaming and Dynamic Speculation : An Alternative Approach\", in the Proceedings of MICRO-26 , 1993 . Moudgill, M., et al. \"Register Renaming and Dynamic Speculation: An Alternative Approach\", in the Proceedings of MICRO-26, 1993."},{"key":"e_1_3_2_1_33_1","volume-title":"the Proceedings of MICRO-35","author":"Park I.","year":"2002","unstructured":"Park , I. , Powell, M. , Vijaykumar , T. , \" Reducing Register Ports for Higher Speed and Lower Energy\" , in the Proceedings of MICRO-35 , 2002 . Park, I., Powell, M., Vijaykumar, T., \"Reducing Register Ports for Higher Speed and Lower Energy\", in the Proceedings of MICRO-35, 2002."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.43"},{"key":"e_1_3_2_1_35_1","volume-title":"the Proceedings of PACT-12","author":"Ponomarev D.","year":"2003","unstructured":"Ponomarev , D. , et. al.\"Reducing Datapath Energy Through the Isolation of Short-Lived Operands\" , in the Proceedings of PACT-12 , 2003 . Ponomarev, D., et. al.\"Reducing Datapath Energy Through the Isolation of Short-Lived Operands\", in the Proceedings of PACT-12, 2003."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360151"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.16"},{"key":"e_1_3_2_1_38_1","volume-title":"the Proceedings of MICRO-36","author":"Sethumadhavan S.","year":"2003","unstructured":"Sethumadhavan , S. , et. al., \"Scalable Hardware Memory Disambiguation for High ILP Processors \" , in the Proceedings of MICRO-36 , 2003 . Sethumadhavan, S., et. al., \"Scalable Hardware Memory Disambiguation for High ILP Processors\", in the Proceedings of MICRO-36, 2003."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/327010.327125"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"e_1_3_2_1_41_1","unstructured":"Tran N. et.al. \"Dynamically Reducing Pressure on the Physical Register File through Simple Register Sharing\" in the Proceedings of ISPASS-2004.   Tran N. et.al. \"Dynamically Reducing Pressure on the Physical Register File through Simple Register Sharing\" in the Proceedings of ISPASS-2004."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859627"},{"key":"e_1_3_2_1_43_1","volume-title":"the Proceedings of PACT-5","author":"Wallase S.","year":"1996","unstructured":"Wallase , S. , Bagherzadeh, N. , \"A Scalable Register File Architecture for Dynamically Scheduled Processors\" , in the Proceedings of PACT-5 , 1996 . Wallase, S., Bagherzadeh, N., \"A Scalable Register File Architecture for Dynamically Scheduled Processors\", in the Proceedings of PACT-5, 1996."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.25"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300983"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.15"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.14"}],"event":{"name":"PACT06: 2006 International Conference on Parallel Architectures and Compilation Techniques","location":"Seattle Washington USA","acronym":"PACT06","sponsor":["ACM Association for Computing Machinery"]},"container-title":["Proceedings of the 15th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1152154.1152194","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1152154.1152194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:07:44Z","timestamp":1750262864000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1152154.1152194"}},"subtitle":["speculative avoidance of register allocations to transient values for performance and energy efficiency"],"short-title":[],"issued":{"date-parts":[[2006,9,16]]},"references-count":47,"alternative-id":["10.1145\/1152154.1152194","10.1145\/1152154"],"URL":"https:\/\/doi.org\/10.1145\/1152154.1152194","relation":{},"subject":[],"published":{"date-parts":[[2006,9,16]]},"assertion":[{"value":"2006-09-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}