{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:21Z","timestamp":1750308081576,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,9,16]],"date-time":"2006-09-16T00:00:00Z","timestamp":1158364800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,9,16]]},"DOI":"10.1145\/1152154.1152197","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T22:04:00Z","timestamp":1161209040000},"page":"285-294","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Prematerialization"],"prefix":"10.1145","author":[{"given":"Ivan D.","family":"Baev","sequence":"first","affiliation":[{"name":"Hewlett-Packard Company, Cupertino, CA"}]},{"given":"Richard E.","family":"Hank","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Company, Cupertino, CA"}]},{"given":"David H.","family":"Gross","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Company, Cupertino, CA"}]}],"member":"320","published-online":{"date-parts":[[2006,9,16]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism","author":"Berson D.","year":"1993","unstructured":"Berson , D. , Gupta , R. , and Soffa , M . URSA: a unified resource allocator for registers and functional units in VLIW architectures . Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism , 1993 .]] Berson, D., Gupta, R., and Soffa, M. URSA: a unified resource allocator for registers and functional units in VLIW architectures. Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, 1993.]]"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/143095.143143"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/177492.177575"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/872726.806984"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1159750"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/647475.727623"},{"issue":"4","key":"e_1_3_2_1_8_1","article-title":"Reducing code size in VLIW instruction scheduling","volume":"1","author":"Haga S.","year":"2005","unstructured":"Haga , S. , Zhang , Y. , Webber , A. , and Barua , R . Reducing code size in VLIW instruction scheduling . Journal of Embedded Computing , 1 ( 4 ), 2005 .]] Haga, S., Zhang, Y., Webber, A., and Barua, R. Reducing code size in VLIW instruction scheduling. Journal of Embedded Computing, 1(4), 2005.]]","journal-title":"Journal of Embedded Computing"},{"key":"e_1_3_2_1_9_1","volume-title":"University of Illinois","author":"Hank R.","year":"1996","unstructured":"Hank , R. Region -based Compilation. Ph.D. Thesis , University of Illinois , Urbana, IL , May 1996 .]] Hank, R. Region-based Compilation. Ph.D. Thesis, University of Illinois, Urbana, IL, May 1996.]]"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.11"},{"key":"e_1_3_2_1_11_1","volume-title":"Intel\u00ae Itanium\u00ae Architecture Software Developer's Manual","author":"Intel","year":"2006","unstructured":"Intel , Intel\u00ae Itanium\u00ae Architecture Software Developer's Manual Vol. 1- 3 , January 2006 .]] Intel, Intel\u00ae Itanium\u00ae Architecture Software Developer's Manual Vol. 1-3, January 2006.]]"},{"key":"e_1_3_2_1_12_1","volume-title":"Intel\u00ae Itanium\u00ae 2 Processor Reference Manual for Software Development and Optimization","author":"Intel","year":"2002","unstructured":"Intel , Intel\u00ae Itanium\u00ae 2 Processor Reference Manual for Software Development and Optimization , 2002 .]] Intel, Intel\u00ae Itanium\u00ae 2 Processor Reference Manual for Software Development and Optimization, 2002.]]"},{"key":"e_1_3_2_1_13_1","volume-title":"Intel\u00ae Itanium\u00ae Software Conventions & Runtime Architecture Guide","author":"Intel","year":"2002","unstructured":"Intel , Intel\u00ae Itanium\u00ae Software Conventions & Runtime Architecture Guide , 2002 .]] Intel, Intel\u00ae Itanium\u00ae Software Conventions & Runtime Architecture Guide, 2002.]]"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205182"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of International Symposium on Code Generation and Optimization","author":"Settle A.","year":"2003","unstructured":"Settle , A. , Connors , D. , Hoflehner , G. , and Lavery , D . Optimization for the Intel Itanium architecture register stack . Proceedings of International Symposium on Code Generation and Optimization , 2003 .]] Settle, A., Connors, D., Hoflehner, G., and Lavery, D. Optimization for the Intel Itanium architecture register stack. Proceedings of International Symposium on Code Generation and Optimization, 2003.]]"},{"key":"e_1_3_2_1_17_1","unstructured":"Standard Performance Evaluation Corporation http:\/\/www.spec.org.]]  Standard Performance Evaluation Corporation http:\/\/www.spec.org.]]"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/647477.727780"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.2"}],"event":{"name":"PACT06: 2006 International Conference on Parallel Architectures and Compilation Techniques","sponsor":["ACM Association for Computing Machinery"],"location":"Seattle Washington USA","acronym":"PACT06"},"container-title":["Proceedings of the 15th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1152154.1152197","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1152154.1152197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:07:44Z","timestamp":1750262864000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1152154.1152197"}},"subtitle":["reducing register pressure for free"],"short-title":[],"issued":{"date-parts":[[2006,9,16]]},"references-count":17,"alternative-id":["10.1145\/1152154.1152197","10.1145\/1152154"],"URL":"https:\/\/doi.org\/10.1145\/1152154.1152197","relation":{},"subject":[],"published":{"date-parts":[[2006,9,16]]},"assertion":[{"value":"2006-09-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}