{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:44:59Z","timestamp":1772163899288,"version":"3.50.1"},"publisher-location":"New York, New York, USA","reference-count":0,"publisher":"ACM Press","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1145\/1152922.1101873","type":"proceedings-article","created":{"date-parts":[[2006,10,18]],"date-time":"2006-10-18T18:04:00Z","timestamp":1161194640000},"page":"17-24","source":"Crossref","is-referenced-by-count":3,"title":["Load squared"],"prefix":"10.1145","author":[{"given":"Sami","family":"Yehia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Francois","family":"Collard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Temam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","event":{"name":"the 2004 workshop","theme":"DEaling with Applications , systems and architecture","location":"Antibes Juan-les-Pins, France","acronym":"MEDEA '04","number":"2004","sponsor":["SIGARCH, ACM Special Interest Group on Computer Architecture"],"start":{"date-parts":[[2004,9,29]]},"end":{"date-parts":[[2004,10,3]]}},"container-title":["Proceedings of the 2004 workshop on MEmory performance DEaling with Applications , systems and architecture - MEDEA '04"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1152922.1101873","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1101873&ftid=337874&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:18:43Z","timestamp":1750249123000},"score":1,"resource":{"primary":{"URL":"http:\/\/portal.acm.org\/citation.cfm?doid=1152922.1101873"}},"subtitle":["adding logic close to memory to reduce the latency of indirect loads with high miss ratios"],"proceedings-subject":"MEmory performance","short-title":[],"issued":{"date-parts":[[2004]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1145\/1152922.1101873","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1101868.1101873","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2004]]}}}