{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:35:40Z","timestamp":1771702540359,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,3,18]]},"DOI":"10.1145\/1167253.1167306","type":"proceedings-article","created":{"date-parts":[[2007,1,16]],"date-time":"2007-01-16T20:15:56Z","timestamp":1168978556000},"page":"229-234","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Software-based dynamic thermal management for Linux systems"],"prefix":"10.1145","author":[{"given":"Mark","family":"Bidewell","sequence":"first","affiliation":[{"name":"Clemson University, Clemson, SC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,3,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Brooks D. Martonosi M. \"Dynamic Thermal Management for High-Performance Microprocessors\" 2001   Brooks D. Martonosi M. \"Dynamic Thermal Management for High-Performance Microprocessors\" 2001"},{"key":"e_1_3_2_1_2_1","unstructured":"Compute PI to 1M digits (http:\/\/nest.cs.uiowa.edu\/22CI78f00\/weblog\/hshen\/)  Compute PI to 1M digits (http:\/\/nest.cs.uiowa.edu\/22CI78f00\/weblog\/hshen\/)"},{"key":"e_1_3_2_1_3_1","unstructured":"Expect Home Page (http:\/\/expect.nist.gov\/)  Expect Home Page (http:\/\/expect.nist.gov\/)"},{"key":"e_1_3_2_1_4_1","unstructured":"Intel Pentium 4 Processor Thermal Specifications (http:\/\/www.intel.com\/support\/processors\/pentium4\/sb\/CS-007999.htm#Specifications)  Intel Pentium 4 Processor Thermal Specifications (http:\/\/www.intel.com\/support\/processors\/pentium4\/sb\/CS-007999.htm#Specifications)"},{"key":"e_1_3_2_1_5_1","unstructured":"Intel Backgrounder: Intel\u00ae Centrino#8482; mobile technology gets new Intel\u00ae Pentium\u00ae M processor based on 90nm process technology with 2M power optimized L2 cache (http:\/\/www.intel.com\/pressroom\/kits\/centrino\/CMT_backgrounder_doth.pdf)  Intel Backgrounder: Intel\u00ae Centrino#8482; mobile technology gets new Intel\u00ae Pentium\u00ae M processor based on 90nm process technology with 2M power optimized L2 cache (http:\/\/www.intel.com\/pressroom\/kits\/centrino\/CMT_backgrounder_doth.pdf)"},{"key":"e_1_3_2_1_6_1","volume-title":"2nd Workshop on Feedback Directed Optimization","author":"Rohou E.","year":"1999"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Skadron K. et. al. \"Temperature-Aware Microarchitecture: Extended Discussion and Results\" 2003  Skadron K. et. al. \"Temperature-Aware Microarchitecture: Extended Discussion and Results\" 2003","DOI":"10.1145\/859618.859620"}],"event":{"name":"ACM SE05: ACM Southeast Regional Conference 2005","location":"Kennesaw Georgia","acronym":"ACM SE05","sponsor":["ACM Association for Computing Machinery"]},"container-title":["Proceedings of the 43rd annual Southeast regional conference - Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1167253.1167306","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,9]],"date-time":"2023-01-09T20:00:56Z","timestamp":1673294456000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1167253.1167306"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,3,18]]},"references-count":7,"alternative-id":["10.1145\/1167253.1167306","10.1145\/1167253"],"URL":"https:\/\/doi.org\/10.1145\/1167253.1167306","relation":{},"subject":[],"published":{"date-parts":[[2005,3,18]]},"assertion":[{"value":"2005-03-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}