{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,19]],"date-time":"2025-10-19T15:33:33Z","timestamp":1760888013055},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,10,22]]},"DOI":"10.1145\/1176254.1176280","type":"proceedings-article","created":{"date-parts":[[2007,1,16]],"date-time":"2007-01-16T20:15:56Z","timestamp":1168978556000},"page":"100-105","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Hardware assisted pre-emptive control flow checking for embedded processors to improve reliability"],"prefix":"10.1145","author":[{"given":"Roshan G.","family":"Ragel","sequence":"first","affiliation":[{"name":"University of New South Wales and National ICT Australia, Sydney NSW, Australia"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"University of New South Wales and National ICT Australia, Sydney NSW, Australia"}]}],"member":"320","published-online":{"date-parts":[[2006,10,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.774911"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/69.842263"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRT.1990.128245"},{"key":"e_1_3_2_1_4_1","first-page":"936","volume-title":"Formalizing Signature Analysis for Control Flow Checking of Pipelined RISC Microprocessors. In Test conference","author":"Delord X.","year":"1991","unstructured":"X. Delord and G. Saucier . Formalizing Signature Analysis for Control Flow Checking of Pipelined RISC Microprocessors. In Test conference , pages 936 -- 945 , October 1991 . X. Delord and G. Saucier. Formalizing Signature Analysis for Control Flow Checking of Pipelined RISC Microprocessors. In Test conference, pages 936--945, October 1991."},{"key":"e_1_3_2_1_5_1","first-page":"298","volume-title":"FTCS -22","author":"Eschermann B.","year":"1992","unstructured":"B. Eschermann . On combining off-line BIST and on-line control flow checking . In FTCS -22 , pages 298 -- 305 , July 1992 . B. Eschermann. On combining off-line BIST and on-line control flow checking. In FTCS -22, pages 298--305, July 1992."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309923"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/243846.243905"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315650"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/951947.951989"},{"key":"e_1_3_2_1_10_1","first-page":"583","volume-title":"Reliability and maintainability symposium","author":"Goloubeva O.","year":"2005","unstructured":"O. Goloubeva Improved software-based processor control-flow errors detection technique . In Reliability and maintainability symposium , pages 583 -- 589 , January 2005 . O. Goloubeva et al. Improved software-based processor control-flow errors detection technique. In Reliability and maintainability symposium, pages 583--589, January 2005."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1109\/IPDS.1996.540230","volume-title":"Computer performance and dependability symposium","author":"Kanawati G.","year":"1996","unstructured":"G. Kanawati Evaluation of integrated system-level checks for on-line error detection . In Computer performance and dependability symposium , pages 292 -- 301 , September 1996 . G. Kanawati et al. Evaluation of integrated system-level checks for on-line error detection. In Computer performance and dependability symposium, pages 292--301, September 1996."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1990.89381"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676066"},{"key":"e_1_3_2_1_15_1","volume-title":"Software Fault Tolerance","author":"Lyu M. R.","year":"1995","unstructured":"M. R. Lyu , editor. Software Fault Tolerance . John Wiley and Sons Ltd , 1995 . M. R. Lyu, editor. Software Fault Tolerance. John Wiley and Sons Ltd, 1995."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/CMPEUR.1991.257464"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.2145"},{"key":"e_1_3_2_1_18_1","first-page":"103","volume-title":"DCCA '5","author":"McFearin L.","year":"1995","unstructured":"L. McFearin and V. Nair . Control-flow checking using assertions . In DCCA '5 , pages 103 -- 112 . IEEE Computer Society Press , September 1995 . L. McFearin and V. Nair. Control-flow checking using assertions. In DCCA '5, pages 103--112. IEEE Computer Society Press, September 1995."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1991.146682"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/EUASIC.1992.228013"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1992.243568"},{"key":"e_1_3_2_1_22_1","first-page":"201","volume-title":"DCCS '5","author":"Miremadi G.","year":"1995","unstructured":"G. Miremadi Use of time and address signatures for control flow checking . In DCCS '5 , pages 201 -- 221 , September 1995 . G. Miremadi et al. Use of time and address signatures for control flow checking. In DCCS '5, pages 201--221, September 1995."},{"key":"e_1_3_2_1_23_1","first-page":"292","volume-title":"Design and evaluation of automated high-level checks for signal processing applications. In spie advanced algorithms and architectures for signal processing conference","author":"Nair V. S. S.","year":"1996","unstructured":"V. S. S. Nair Design and evaluation of automated high-level checks for signal processing applications. In spie advanced algorithms and architectures for signal processing conference , pages 292 -- 301 , August 1996 . V. S. S. Nair et al. Design and evaluation of automated high-level checks for signal processing applications. In spie advanced algorithms and architectures for signal processing conference, pages 292--301, August 1996."},{"key":"e_1_3_2_1_24_1","first-page":"461","volume-title":"Test Conference","author":"Namjoo M.","year":"1982","unstructured":"M. Namjoo . Techniques for concurrent testing of vlsi processor operation . Test Conference , pages 461 -- 468 , 1982 . M. Namjoo. Techniques for concurrent testing of vlsi processor operation. Test Conference, pages 461--468, 1982."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/874064.875617"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1992.243569"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.145"},{"key":"e_1_3_2_1_28_1","first-page":"125","volume-title":"Fifth Dependable computing for critical applications","author":"Ramamurthy B.","year":"1995","unstructured":"B. Ramamurthy and S. Upadhyaya . Watchdog processor-assisted fast recovery in distributed systems . In Fifth Dependable computing for critical applications , pages 125 -- 134 , 1995 . B. Ramamurthy and S. Upadhyaya. Watchdog processor-assisted fast recovery in distributed systems. In Fifth Dependable computing for critical applications, pages 125--134, 1995."},{"key":"e_1_3_2_1_29_1","volume-title":"Error coding for arithmetic processors","author":"Rao T.","year":"1974","unstructured":"T. Rao . Error coding for arithmetic processors . 1974 . T. Rao. Error coding for arithmetic processors. 1974."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.54849"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676899"},{"key":"e_1_3_2_1_32_1","first-page":"138","volume-title":"FTCS '16","author":"Schuette M. A.","year":"1986","unstructured":"M. A. Schuette Experimental evaluation of two concurrent error detection schemes . In FTCS '16 , pages 138 -- 143 , July 1986 . M. A. Schuette et al. Experimental evaluation of two concurrent error detection schemes. In FTCS '16, pages 138--143, July 1986."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207783"},{"key":"e_1_3_2_1_34_1","unstructured":"The \n      PEAS\n      Team\n    . \n      ASIP\n      Meister Available at http:\/\/www.eda-meister.org\/asip-meister\/ 2002\n  .  The PEAS Team. ASIP Meister Available at http:\/\/www.eda-meister.org\/asip-meister\/ 2002."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.278485"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.55193"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.234478"}],"event":{"name":"ESWEEK06: Second Embedded Systems Week 2006","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Seoul Korea","acronym":"ESWEEK06"},"container-title":["Proceedings of the 4th international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1176254.1176280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T14:57:31Z","timestamp":1673017051000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1176254.1176280"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10,22]]},"references-count":37,"alternative-id":["10.1145\/1176254.1176280","10.1145\/1176254"],"URL":"https:\/\/doi.org\/10.1145\/1176254.1176280","relation":{},"subject":[],"published":{"date-parts":[[2006,10,22]]},"assertion":[{"value":"2006-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}