{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:24:39Z","timestamp":1758709479844},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,10,22]]},"DOI":"10.1145\/1176254.1176288","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"136-141","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Layout aware design of mesh based NoC architectures"],"prefix":"10.1145","author":[{"given":"Krishnan","family":"Srinivasan","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karam S.","family":"Chatha","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,10,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_3_1","volume-title":"December","author":"STMicroelectronics Inc.","year":"2005","unstructured":"STMicroelectronics Inc. http:\/\/www.st.com\/stonline\/press\/news\/year2005\/t1741t.htm , December 2005 .]] STMicroelectronics Inc. http:\/\/www.st.com\/stonline\/press\/news\/year2005\/t1741t.htm, December 2005.]]"},{"key":"e_1_3_2_1_4_1","volume-title":"DATE","author":"Banerjee N.","year":"2004","unstructured":"N. Banerjee , P. Vellanki , and K. S. Chatha . \" A Power and Performance Model for Network-on-Chip Architectures \". In DATE , Paris, France , February 2004 .]] N. Banerjee, P. Vellanki, and K. S. Chatha. \"A Power and Performance Model for Network-on-Chip Architectures\". In DATE, Paris, France, February 2004.]]"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"e_1_3_2_1_6_1","volume-title":"DATE","author":"Murali","year":"2004","unstructured":"Murali et al. \" Bandwidth-Constrained Mapping of Cores onto NoC Architectures \". In DATE , 2004 .]] Murali et al. \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures\". In DATE, 2004.]]"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065648"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077695"},{"key":"e_1_3_2_1_10_1","volume-title":"DATE","author":"Zvika","year":"2006","unstructured":"Zvika Guz et al. \"Efficient Link Capacity and QoS Design for Network-on-Chip \". In DATE , March 2006 .]] Zvika Guz et al. \"Efficient Link Capacity and QoS Design for Network-on-Chip\". In DATE, March 2006.]]"},{"key":"e_1_3_2_1_11_1","volume-title":"DATE","author":"Contrasting Angiolini","year":"2006","unstructured":"Angiolini et al. \" Contrasting NoC and a Traditional Interconnect Fabric with Layout Awareness \". In DATE , March 2006 .]] Angiolini et al. \"Contrasting NoC and a Traditional Interconnect Fabric with Layout Awareness\". In DATE, March 2006.]]"},{"key":"e_1_3_2_1_12_1","volume-title":"DATE","author":"Steenhof","year":"2006","unstructured":"Steenhof et al. \" Network-on-Chip for High-End Consumer Electronics TV System Architectures \". In DATE , March 2006 .]] Steenhof et al. \"Network-on-Chip for High-End Consumer Electronics TV System Architectures\". In DATE, March 2006.]]"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863753"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"e_1_3_2_1_15_1","volume-title":"DATE","author":"Compiler Jalabert","year":"2004","unstructured":"Jalabert et al. \"xpipes Compiler : A tool for instantiating application specific Networks on Chip \". In DATE , 2004 .]] Jalabert et al. \"xpipesCompiler: A tool for instantiating application specific Networks on Chip\". In DATE, 2004.]]"}],"event":{"name":"ESWEEK06: Second Embedded Systems Week 2006","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Seoul Korea","acronym":"ESWEEK06"},"container-title":["Proceedings of the 4th international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1176254.1176288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T19:57:50Z","timestamp":1673035070000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1176254.1176288"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10,22]]},"references-count":15,"alternative-id":["10.1145\/1176254.1176288","10.1145\/1176254"],"URL":"https:\/\/doi.org\/10.1145\/1176254.1176288","relation":{},"subject":[],"published":{"date-parts":[[2006,10,22]]},"assertion":[{"value":"2006-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}