{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,4]],"date-time":"2026-10-04T23:34:24Z","timestamp":1791156864018,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,10,22]]},"DOI":"10.1145\/1176254.1176297","type":"proceedings-article","created":{"date-parts":[[2007,1,16]],"date-time":"2007-01-16T20:15:56Z","timestamp":1168978556000},"page":"167-172","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":35,"title":["SHAPES:"],"prefix":"10.1145","author":[{"given":"Pier S.","family":"Paolucci","sequence":"first","affiliation":[{"name":"INFN Dip. Fisica Univ. Roma, ATMEL Roma, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ahmed A.","family":"Jerraya","sequence":"additional","affiliation":[{"name":"TIMA INPG, Grenoble, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"Aachen Univ. of Technology, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[{"name":"Swiss Federal Institute of Technology, (ETH) Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Piero","family":"Vicini","sequence":"additional","affiliation":[{"name":"INFN Dip. Fisica Univ. Roma \"La Sapienza\", Roma, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2006,10,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920579"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044297"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976918"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. Advanced Research in VLSI Conf.","author":"Dally W. J.","year":"1999","unstructured":"W. J. Dally and S. Lacy , \" VLSI Architectures: Past, Present and Future \", Proc. Advanced Research in VLSI Conf. , IEEE Press ( 1999 )232--241. W. J. Dally and S. Lacy, \"VLSI Architectures: Past, Present and Future\", Proc. Advanced Research in VLSI Conf., IEEE Press (1999)232--241."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_7_1","volume-title":"Hot Chips 15 IEEE Stanford Conference","author":"Paolucci P. S.","year":"2003","unstructured":"P. S. Paolucci : A gigaflop VLIW+RISC Soc Tile \", Hot Chips 15 IEEE Stanford Conference ( 2003 ). http:\/\/www.hotchips.org (note: Janus was the development name of Diopsis. see www.atmelroma.it). P. S. Paolucci et al. \"Janus: A gigaflop VLIW+RISC Soc Tile\", Hot Chips 15 IEEE Stanford Conference (2003). http:\/\/www.hotchips.org (note: Janus was the development name of Diopsis. see www.atmelroma.it)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845894"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/79.664698"},{"key":"e_1_3_2_1_10_1","volume-title":"Patent 5057837, (Oct","author":"Clowell R. P.","year":"1991","unstructured":"R. P. Clowell , J. O'Donnell , D. P. Papworth , P. K. Rodman , \"Instruction Storage Method with a Compressed Format Using a Mask Word\", U. S. Patent 5057837, (Oct 1991 ). R. P. Clowell, J. O'Donnell, D. P. Papworth, P. K. Rodman, \"Instruction Storage Method with a Compressed Format Using a Mask Word\", U.S. Patent 5057837, (Oct 1991)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"P. S. Paolucci P. Kajfasz et al. \"mAgic-FPU and MADE: A customizable VLIW core and the modular VLIW processor architecture description environment\" Computer Physics Communication 139(2001)132--143.  P. S. Paolucci P. Kajfasz et al. \"mAgic-FPU and MADE: A customizable VLIW core and the modular VLIW processor architecture description environment\" Computer Physics Communication 139(2001)132--143.","DOI":"10.1016\/S0010-4655(01)00235-1"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129183193000744"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129183195000149"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0010-4655(97)00180-X"},{"key":"e_1_3_2_1_15_1","volume-title":"Digital Integrated Circuits","author":"Rabaey J.","year":"2003","unstructured":"J. Rabaey , A. Chandrakasan , B. Nikolic , Digital Integrated Circuits , 2 nd Edition, Prentice-Hall ( 2003 ) Chapter 4 and 9. J. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits, 2nd Edition, Prentice-Hall (2003) Chapter 4 and 9.","edition":"2"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337511"},{"key":"e_1_3_2_1_17_1","unstructured":"G. E. Erwin de Kock. Y-Chart Application Programmer's Interface: The YAPI Programmer's and Reference Guide Version 2.0.0.  G. E. Erwin de Kock. Y-Chart Application Programmer's Interface: The YAPI Programmer's and Reference Guide Version 2.0.0."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016771"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944648"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.21"},{"key":"e_1_3_2_1_21_1","volume-title":"Proc.of the Conference on Design, Automation & Test in Europe (DATE)","author":"Kempf T.","year":"2006","unstructured":"T. Kempf , K. Karuri , S. Wallentowitz , G. Ascheid , R. Leupers , H. Meyer \"A SW Performance Estimation Framework for Early System-Level-Design Using Fine-Grained Instrumentation\" In Proc.of the Conference on Design, Automation & Test in Europe (DATE) , Munich, Germany , March 2006 T. Kempf, K. Karuri, S. Wallentowitz, G. Ascheid, R. Leupers, H. Meyer \"A SW Performance Estimation Framework for Early System-Level-Design Using Fine-Grained Instrumentation\" In Proc.of the Conference on Design, Automation & Test in Europe (DATE), Munich, Germany, March 2006"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/789083.1022725"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"key":"e_1_3_2_1_24_1","unstructured":"\"Virtual Platform Designer\" http:\/\/www.CoWare.com  \"Virtual Platform Designer\" http:\/\/www.CoWare.com"},{"key":"e_1_3_2_1_25_1","unstructured":"\"Chess\/Checkers a retargetable tool-suite for embedded processors\" Target Compiler Technologies http:\/\/www.retarget.com\/doc\/target-whitepaper.pdf.  \"Chess\/Checkers a retargetable tool-suite for embedded processors\" Target Compiler Technologies http:\/\/www.retarget.com\/doc\/target-whitepaper.pdf."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858698"},{"key":"e_1_3_2_1_27_1","first-page":"74","article-title":"The semantics of a simple language for parallel programming","author":"Kahn G.","year":"1974","unstructured":"G. Kahn , \" The semantics of a simple language for parallel programming ,\" in Proc. of the IFIP Congress 74 , ( 1974 ). G. Kahn, \"The semantics of a simple language for parallel programming,\" in Proc. of the IFIP Congress 74, (1974).","journal-title":"Proc. of the IFIP Congress"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2006.4"}],"event":{"name":"ESWEEK06: Second Embedded Systems Week 2006","location":"Seoul Korea","acronym":"ESWEEK06","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 4th international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1176254.1176297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T14:58:08Z","timestamp":1673017088000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1176254.1176297"}},"subtitle":["a tiled scalable software hardware architecture platform for embedded systems"],"short-title":[],"issued":{"date-parts":[[2006,10,22]]},"references-count":28,"alternative-id":["10.1145\/1176254.1176297","10.1145\/1176254"],"URL":"https:\/\/doi.org\/10.1145\/1176254.1176297","relation":{},"subject":[],"published":{"date-parts":[[2006,10,22]]},"assertion":[{"value":"2006-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}