{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:00:50Z","timestamp":1725616850593},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,10,22]]},"DOI":"10.1145\/1176254.1176298","type":"proceedings-article","created":{"date-parts":[[2007,1,16]],"date-time":"2007-01-16T20:15:56Z","timestamp":1168978556000},"page":"173-180","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Challenges in exploitation of loop parallelism in embedded applications"],"prefix":"10.1145","author":[{"given":"Arun","family":"Kejariwal","sequence":"first","affiliation":[{"name":"University of California at Irvine, Irvine, CA, USA"}]},{"given":"Alexander V.","family":"Veidenbaum","sequence":"additional","affiliation":[{"name":"University of California at Irvine, Irvine, CA, USA"}]},{"given":"Alexandru","family":"Nicolau","sequence":"additional","affiliation":[{"name":"University of California at Irvine, Irvine, CA, USA"}]},{"given":"Milind","family":"Girkarmark","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Xinmin","family":"Tian","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Hideki","family":"Saito","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2006,10,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(92)90017-H"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/293016.293034"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379015"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996753"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.155"},{"key":"e_1_3_2_1_6_1","first-page":"586","volume-title":"Proceedings of the 1999 IEEE International Conference on Computer Design","author":"J. T.","year":"1999","unstructured":"J. T. J. Van Eijndhoven and E. J. D. Pol. Trimedia CPU64 architecture . In Proceedings of the 1999 IEEE International Conference on Computer Design , pages 586 -- 592 , Austin, Texas , October 1999 . J. T. J. Van Eijndhoven and E. J. D. Pol. Trimedia CPU64 architecture. In Proceedings of the 1999 IEEE International Conference on Computer Design, pages 586--592, Austin, Texas, October 1999."},{"key":"e_1_3_2_1_7_1","unstructured":"ARM11 Family. http:\/\/www.arm.com\/products\/CPUs\/families\/ARM11Family.html.  ARM11 Family. http:\/\/www.arm.com\/products\/CPUs\/families\/ARM11Family.html."},{"key":"e_1_3_2_1_8_1","unstructured":"Intel\u00ae IXP2850 Network Processor. http:\/\/www.intel.com\/design\/network\/products\/npfamily\/ixp2850.htm.  Intel\u00ae IXP2850 Network Processor. http:\/\/www.intel.com\/design\/network\/products\/npfamily\/ixp2850.htm."},{"key":"e_1_3_2_1_9_1","unstructured":"OMAP2420. http:\/\/focus.ti.com\/general\/docs\/wtbu\/wtbuproductcontent.tsp?templateId=6123&navigationId=11990&contentId=4671.  OMAP2420. http:\/\/focus.ti.com\/general\/docs\/wtbu\/wtbuproductcontent.tsp?templateId=6123&navigationId=11990&contentId=4671."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel\u00ae Multi-Core Processor Architecture Development. http:\/\/www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/201969.htm?page=6.  Intel\u00ae Multi-Core Processor Architecture Development. http:\/\/www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/201969.htm?page=6."},{"key":"e_1_3_2_1_11_1","unstructured":"Dual-Core Intel\u00ae Xeon\u00ae Processor 7000 sequence Platform Brief. ftp:\/\/download.intel.com\/products\/processor\/xeon\/dc7kplatbrief.pdf.  Dual-Core Intel\u00ae Xeon\u00ae Processor 7000 sequence Platform Brief. ftp:\/\/download.intel.com\/products\/processor\/xeon\/dc7kplatbrief.pdf."},{"key":"e_1_3_2_1_12_1","unstructured":"The Cell Processor. http:\/\/arstechnica.com\/articles\/paedia\/cpu\/cell-1.ars.  The Cell Processor. http:\/\/arstechnica.com\/articles\/paedia\/cpu\/cell-1.ars."},{"key":"e_1_3_2_1_13_1","unstructured":"RAMP\n  : Research Accelerator for Multiple Processors. http:\/\/ramp.eecs.berkeley.edu\/.  RAMP: Research Accelerator for Multiple Processors. http:\/\/ramp.eecs.berkeley.edu\/."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139703"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1966.5273"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the 1980 International Conference on Parallel Processing, St","author":"Lundstrom S.","year":"1980","unstructured":"S. Lundstrom and G. Barnes . A controllable MIMD architectures . In Proceedings of the 1980 International Conference on Parallel Processing, St . Charles, IL , August 1980 . S. Lundstrom and G. Barnes. A controllable MIMD architectures. In Proceedings of the 1980 International Conference on Parallel Processing, St. Charles, IL, August 1980."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.214548"},{"key":"e_1_3_2_1_18_1","unstructured":"EEMBC. http:\/\/www.eembc.org\/.  EEMBC. http:\/\/www.eembc.org\/."},{"key":"e_1_3_2_1_19_1","unstructured":"MiBench Version 1.0. http:\/\/www.eecs.umich.edu\/mibench\/.  MiBench Version 1.0. http:\/\/www.eecs.umich.edu\/mibench\/."},{"key":"e_1_3_2_1_20_1","unstructured":"OpenMP Specification version 2.5. http:\/\/www.openmp.org\/drupal\/mp-documents\/spec25.pdf.  OpenMP Specification version 2.5. http:\/\/www.openmp.org\/drupal\/mp-documents\/spec25.pdf."},{"key":"e_1_3_2_1_21_1","first-page":"235","volume-title":"Loop coalescing: A compiler transformation for parallel machines In Proceedings of the 1987 International Conference on Parallel Processing","author":"Polychronopoulos C.","year":"1987","unstructured":"C. Polychronopoulos . Loop coalescing: A compiler transformation for parallel machines In Proceedings of the 1987 International Conference on Parallel Processing , pages 235 -- 242 , August 1987 . C. Polychronopoulos. Loop coalescing: A compiler transformation for parallel machines In Proceedings of the 1987 International Conference on Parallel Processing, pages 235--242, August 1987."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/359605.359630"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/328690.328700"},{"key":"e_1_3_2_1_24_1","unstructured":"GNU C library. http:\/\/www.gnu.org\/software\/libc\/.  GNU C library. http:\/\/www.gnu.org\/software\/libc\/."},{"key":"e_1_3_2_1_25_1","volume-title":"The Software Optimization Cookbook","author":"Gerber R.","year":"2006","unstructured":"R. Gerber , A. J. C. Bik , K. B. Smith , and X. Tian . The Software Optimization Cookbook , Second Edition. Intel\u00ae Press , 2006 . R. Gerber, A. J. C. Bik, K. B. Smith, and X. Tian. The Software Optimization Cookbook, Second Edition. Intel\u00ae Press, 2006."},{"key":"e_1_3_2_1_26_1","unstructured":"A. Kejariwal and A. Nicolau. Reading list of performance analysis speculative execution. http:\/\/www.ics.uci.edu\/~akejariw\/SpeculativeExecutionReadingList.pdf.  A. Kejariwal and A. Nicolau. Reading list of performance analysis speculative execution. http:\/\/www.ics.uci.edu\/~akejariw\/SpeculativeExecutionReadingList.pdf."},{"key":"e_1_3_2_1_27_1","volume-title":"The Software Vectorization Handbook: Applying Multimedia Extensions for Maximum Performance","author":"Bik A. J. C.","year":"2004","unstructured":"A. J. C. Bik . The Software Vectorization Handbook: Applying Multimedia Extensions for Maximum Performance . Intel Press , Hilsboro, OR , 2004 . A. J. C. Bik. The Software Vectorization Handbook: Applying Multimedia Extensions for Maximum Performance. Intel Press, Hilsboro, OR, 2004."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.94"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/838237.838386"},{"key":"e_1_3_2_1_30_1","volume-title":"John Wiley and Sons","author":"Kuck D.","year":"1978","unstructured":"D. Kuck . The Structure of Computers and Computations, VOLUME 1 . John Wiley and Sons , New York, NY , 1978 . D. Kuck. The Structure of Computers and Computations, VOLUME 1. John Wiley and Sons, New York, NY, 1978."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300981"},{"key":"e_1_3_2_1_32_1","unstructured":"SPEC\n  : Standard Performance Evaluation Corporation. http:\/\/www.spec.org\/.  SPEC: Standard Performance Evaluation Corporation. http:\/\/www.spec.org\/."}],"event":{"name":"ESWEEK06: Second Embedded Systems Week 2006","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Seoul Korea","acronym":"ESWEEK06"},"container-title":["Proceedings of the 4th international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1176254.1176298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T14:58:13Z","timestamp":1673017093000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1176254.1176298"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10,22]]},"references-count":32,"alternative-id":["10.1145\/1176254.1176298","10.1145\/1176254"],"URL":"https:\/\/doi.org\/10.1145\/1176254.1176298","relation":{},"subject":[],"published":{"date-parts":[[2006,10,22]]},"assertion":[{"value":"2006-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}