{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T08:24:44Z","timestamp":1758702284342},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,10,22]]},"DOI":"10.1145\/1176254.1176326","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"294-299","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications"],"prefix":"10.1145","author":[{"given":"Ilya","family":"Issenin","sequence":"first","affiliation":[{"name":"University of California, Irvine, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[{"name":"University of California, Irvine, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,10,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383128"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"e_1_3_2_1_3_1","volume-title":"The SimpleScalar tool set, version 2.0. TR 1342","author":"Burger D.","year":"1997","unstructured":"D. Burger and T. Austin . The SimpleScalar tool set, version 2.0. TR 1342 , University of Wisconsin-Madison, CS Dept ., 1997 . D. Burger and T. Austin. The SimpleScalar tool set, version 2.0. TR 1342, University of Wisconsin-Madison, CS Dept., 1997."},{"key":"e_1_3_2_1_4_1","volume-title":"A Novel Memory Size Model for Variable-Mapping In System Level Design. ASP-DAC","author":"Cai L.","year":"2004","unstructured":"L. Cai A Novel Memory Size Model for Variable-Mapping In System Level Design. ASP-DAC 2004 . L. Cai et al. A Novel Memory Size Model for Variable-Mapping In System Level Design. ASP-DAC 2004."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.748197"},{"key":"e_1_3_2_1_6_1","unstructured":"CPLEX ILP solver www.cplex.com.  CPLEX ILP solver www.cplex.com."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/298865.298866"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146925"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016779"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379015"},{"key":"e_1_3_2_1_11_1","unstructured":"MPARM project http:\/\/www-micrel.deis.unibo.it\/sitonew\/research\/mparm.html  MPARM project http:\/\/www-micrel.deis.unibo.it\/sitonew\/research\/mparm.html"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131680"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120920"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514114"},{"key":"e_1_3_2_1_15_1","volume-title":"V. J. Mooney III. Automated Bus Generation for Multiprocessor SoC Design. In Proc. of DATE","author":"Ryu K. K.","year":"2003","unstructured":"K. K. Ryu , V. J. Mooney III. Automated Bus Generation for Multiprocessor SoC Design. In Proc. of DATE 2003 . K. K. Ryu, V. J. Mooney III. Automated Bus Generation for Multiprocessor SoC Design. In Proc. of DATE 2003."},{"key":"e_1_3_2_1_16_1","unstructured":"Sonics Inc. http:\/\/www.sonicsinc.com\/sonics\/products\/siliconbackplaneIII\/  Sonics Inc. http:\/\/www.sonicsinc.com\/sonics\/products\/siliconbackplaneIII\/"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. of EUSIPCO","author":"Stobach P.","year":"1988","unstructured":"P. Stobach . A new technique in scene adaptive coding . In Proc. of EUSIPCO , Grenoble , 1988 . P. Stobach. A new technique in scene adaptive coding. In Proc. of EUSIPCO, Grenoble, 1988."},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. ASP-DAC","author":"Wang H.","year":"2004","unstructured":"H. Wang Global Bus Power Optimization Methodology for Physical Design of Memory Dominated Systems by Coupling Bus Segmentation and Activity Driven Block Placement . In Proc. ASP-DAC 2004 . H. Wang et al. Global Bus Power Optimization Methodology for Physical Design of Memory Dominated Systems by Coupling Bus Segmentation and Activity Driven Block Placement. In Proc. ASP-DAC 2004."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515722"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280876"}],"event":{"name":"ESWEEK06: Second Embedded Systems Week 2006","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Seoul Korea","acronym":"ESWEEK06"},"container-title":["Proceedings of the 4th international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1176254.1176326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T19:57:45Z","timestamp":1673035065000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1176254.1176326"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10,22]]},"references-count":20,"alternative-id":["10.1145\/1176254.1176326","10.1145\/1176254"],"URL":"https:\/\/doi.org\/10.1145\/1176254.1176326","relation":{},"subject":[],"published":{"date-parts":[[2006,10,22]]},"assertion":[{"value":"2006-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}