{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:31:05Z","timestamp":1761323465563},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,10,22]]},"DOI":"10.1145\/1176760.1176774","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"103-112","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":86,"title":["FlashCache"],"prefix":"10.1145","author":[{"given":"Taeho","family":"Kgil","sequence":"first","affiliation":[{"name":"The University of Michigan, Ann Arbor, USA"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[{"name":"The University of Michigan, Ann Arbor, USA"}]}],"member":"320","published-online":{"date-parts":[[2006,10,22]]},"reference":[{"unstructured":"Error Correction Code in Single Level Cell NAND Flash Memories. http:\/\/www. st. com\/stonline\/products\/literature\/an\/10123. pdf.  Error Correction Code in Single Level Cell NAND Flash Memories. http:\/\/www. st. com\/stonline\/products\/literature\/an\/10123. pdf.","key":"e_1_3_2_1_1_1"},{"unstructured":"Hybrid Hard Drives with Non-Volatile Flash and Longhorn. http:\/\/www. samsung. com\/Products\/HardDiskDrive\/news\/HardDiskDrive_20050425_0000117556. htm.  Hybrid Hard Drives with Non-Volatile Flash and Longhorn. http:\/\/www. samsung. com\/Products\/HardDiskDrive\/news\/HardDiskDrive_20050425_0000117556. htm.","key":"e_1_3_2_1_2_1"},{"unstructured":"JFFS:The Journalling Flash File System. http:\/\/sources. redhat. com\/jffs2\/jffs2. pdf.  JFFS:The Journalling Flash File System. http:\/\/sources. redhat. com\/jffs2\/jffs2. pdf.","key":"e_1_3_2_1_3_1"},{"unstructured":"Micron DDR2 DRAM. http:\/\/www. micron. com\/products\/dram\/ddr2\/.  Micron DDR2 DRAM. http:\/\/www. micron. com\/products\/dram\/ddr2\/.","key":"e_1_3_2_1_4_1"},{"unstructured":"The Micron system-power calculator. http:\/\/www. micron. com\/products\/dram\/syscalc. html.  The Micron system-power calculator. http:\/\/www. micron. com\/products\/dram\/syscalc. html.","key":"e_1_3_2_1_5_1"},{"unstructured":"Samsung NAND Flash memory datasheet. http:\/\/www. samsung. com\/products\/semiconductor\/NANDFlash\/SLC_LargeBlock\/8Gbit\/K9K8G08U0A\/K9K8G08U0A. htm.  Samsung NAND Flash memory datasheet. http:\/\/www. samsung. com\/products\/semiconductor\/NANDFlash\/SLC_LargeBlock\/8Gbit\/K9K8G08U0A\/K9K8G08U0A. htm.","key":"e_1_3_2_1_6_1"},{"unstructured":"SPECweb99 benchmark. http:\/\/www. spec. org\/osg\/web99\/.  SPECweb99 benchmark. http:\/\/www. spec. org\/osg\/web99\/.","key":"e_1_3_2_1_7_1"},{"unstructured":"Sun Fire T2000 Server Power Calculator. http:\/\/www. sun. com\/servers\/coolthreads\/t2000\/calc\/index. jsp.  Sun Fire T2000 Server Power Calculator. http:\/\/www. sun. com\/servers\/coolthreads\/t2000\/calc\/index. jsp.","key":"e_1_3_2_1_8_1"},{"unstructured":"TrueFFS. http:\/\/www. m-systems. com\/site\/en-US\/Support\/DeveloperZone\/Software\/LifespanCalc. htm.  TrueFFS. http:\/\/www. m-systems. com\/site\/en-US\/Support\/DeveloperZone\/Software\/LifespanCalc. htm.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","volume-title":"Technical report","author":"ITRS","year":"2005","unstructured":"ITRS roadmap. Technical report , 2005 . ITRS roadmap. Technical report, 2005."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/277851.277897"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. Int 'l Conf. on Networking","author":"Congduc E. L.","year":"2004","unstructured":"E. L. Congduc . Packet classi cation in the NIC for improved SMP-based internet servers . In Proc. Int 'l Conf. on Networking , Feb. 2004 . E. L. Congduc. Packet classi cation in the NIC for improved SMP-based internet servers. In Proc. Int 'l Conf. on Networking, Feb. 2004."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/IPDPS.2005.12"},{"key":"e_1_3_2_1_15_1","volume-title":"Apr","author":"Gregori S.","year":"2003","unstructured":"S. Gregori , A. Cabrini , O. Khouri , and G. Torelli . On-chip error correcting techniques for new-generation flash memories. 91(4) , Apr 2003 . S. Gregori, A. Cabrini, O. Khouri, and G. Torelli. On-chip error correcting techniques for new-generation flash memories. 91(4), Apr 2003."},{"unstructured":"S. Gupta M. Hilbert S. Hong and R. Patti. Techniques for producing 3D ICs with high-density interconnect. www. tezzaron. com\/about\/papers\/ieee_vmic_2004_finalsecure. pdf.  S. Gupta M. Hilbert S. Hong and R. Patti. Techniques for producing 3D ICs with high-density interconnect. www. tezzaron. com\/about\/papers\/ieee_vmic_2004_finalsecure. pdf.","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_17_1","first-page":"57","volume-title":"Design and Implementation of Power-Aware Virtual Memory. In USENIX Annual Technical Conference","author":"Huang H.","year":"2003","unstructured":"H. Huang , P. Pillai , and K. G. Shin . Design and Implementation of Power-Aware Virtual Memory. In USENIX Annual Technical Conference , pages 57 -- 70 , 2003 . H. Huang, P. Pillai, and K. G. Shin. Design and Implementation of Power-Aware Virtual Memory. In USENIX Annual Technical Conference, pages 57--70, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/MM.2005.35"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/378993.379007"},{"key":"e_1_3_2_1_20_1","volume-title":"Nov","author":"Lee J.","year":"2003","unstructured":"J. Lee , S.-S. Lee , O.-S. Kwon , K.-H. Lee , D.-S. Byeon , I. -Y. Kim , K.-H. Lee , Y.-H. Lim , B.-S. Choi , J.-S. Lee , W.-C. Shin , J.-H. Choi , and K.-D. Suh . A 90-nm CMOS 1. 8-V 2-Gb NAND Flash Memory for Mass Storage Applications. 38(11) , Nov 2003 . J. Lee, S.-S. Lee, O.-S. Kwon, K.-H. Lee, D.-S. Byeon, I. -Y. Kim, K.-H. Lee, Y.-H. Lim, B.-S. Choi, J.-S. Lee, W.-C. Shin, J.-H. Choi, and K.-D. Suh. A 90-nm CMOS 1. 8-V 2-Gb NAND Flash Memory for Mass Storage Applications. 38(11), Nov 2003."},{"unstructured":"G. MacGillivray. Process vs. density in DRAMs. http:\/\/www. eetasia. com\/ARTICLES\/2005SEP\/B\/2005SEP01_STOR_TA. pdf.  G. MacGillivray. Process vs. density in DRAMs. http:\/\/www. eetasia. com\/ARTICLES\/2005SEP\/B\/2005SEP01_STOR_TA. pdf.","key":"e_1_3_2_1_21_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/944645.944684"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"acronym":"ESWEEK06","name":"ESWEEK06: Second Embedded Systems Week 2006","location":"Seoul Korea"},"container-title":["Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1176760.1176774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T21:02:00Z","timestamp":1673125320000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1176760.1176774"}},"subtitle":["a NAND flash memory file cache for low power web servers"],"short-title":[],"issued":{"date-parts":[[2006,10,22]]},"references-count":22,"alternative-id":["10.1145\/1176760.1176774","10.1145\/1176760"],"URL":"https:\/\/doi.org\/10.1145\/1176760.1176774","relation":{},"subject":[],"published":{"date-parts":[[2006,10,22]]},"assertion":[{"value":"2006-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}