{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:23:44Z","timestamp":1763724224060},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,10,22]]},"DOI":"10.1145\/1176760.1176779","type":"proceedings-article","created":{"date-parts":[[2007,1,16]],"date-time":"2007-01-16T20:15:56Z","timestamp":1168978556000},"page":"147-157","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Scalable subgraph mapping for acyclic computation accelerators"],"prefix":"10.1145","author":[{"given":"Nathan","family":"Clark","sequence":"first","affiliation":[{"name":"University of Michigan - Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Hormati","sequence":"additional","affiliation":[{"name":"University of Michigan - Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[{"name":"University of Michigan - Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sami","family":"Yehia","sequence":"additional","affiliation":[{"name":"ARM Ltd., Cambridge, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,10,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/69558.75700"},{"key":"e_1_3_2_1_2_1","volume-title":"Jan.","author":"Ltd ARM","year":"2004","unstructured":"ARM Ltd . ARM926EJ-S Technical Reference Manual , Jan. 2004 . http:\/\/www. arm. com\/pdfs\/DDI0198D 926 TRM. pdf. ARM Ltd. ARM926EJ-S Technical Reference Manual, Jan. 2004. http:\/\/www. arm. com\/pdfs\/DDI0198D 926 TRM. pdf."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775897"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.191"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.15"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581672"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/136035.136043"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.156"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343799"},{"key":"e_1_3_2_1_11_1","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"Garey M. R.","year":"1979","unstructured":"M. R. Garey and D. S. Johnson . Computers and Intractability: A Guide to the Theory of NP-Completeness . W. H. Freeman & Co. , 1979 . M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman & Co., 1979."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.833198"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951730"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795741"},{"key":"e_1_3_2_1_15_1","first-page":"213","volume-title":"Proc. 12th HPCA","author":"Hu S.","year":"2006","unstructured":"S. Hu , I. Kim , M. H. Lipasti , and J. E. Smith . Anapproachfor implementing efficient superscalar cisc processors . In Proc. 12th HPCA , pages 213 -- 226 , 2006 . S. Hu, I. Kim, M. H. Lipasti, andJ. E. Smith. Anapproachfor implementing efficient superscalar cisc processors. In Proc. 12th HPCA, pages 213--226, 2006."},{"key":"e_1_3_2_1_16_1","first-page":"213","volume-title":"Proc. 2004 CGO","author":"Hu S.","year":"2004","unstructured":"S. Hu and J. E. Smith . Using dynamic binary translation to fuse dependent instructions . In Proc. 2004 CGO , pages 213 -- 226 , 2004 . S. Hu and J. E. Smith. Using dynamic binary translation to fuse dependent instructions. In Proc. 2004 CGO, pages 213--226, 2004."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.387728"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605446"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.588"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/252471.252509"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/224841.225071"},{"key":"e_1_3_2_1_22_1","first-page":"149","volume-title":"Proc. 25th MICRO","author":"Malik N.","year":"1992","unstructured":"N. Malik , R. Eickenmeyer , and S. Vassiliadis . Interlock collapsing ALU for increated instruction-level parallelism . In Proc. 25th MICRO , pages 149 -- 157 , Dec. 1992 . N. Malik, R. Eickenmeyer, and S. Vassiliadis. Interlock collapsing ALU for increated instruction-level parallelism. In Proc. 25th MICRO, pages 149--157, Dec. 1992."},{"key":"e_1_3_2_1_23_1","first-page":"257","volume-title":"Wong. Compiler Optimizations for Adaptive EPIC Processors. In Proc. 2001 EMSOFT","author":"Palem K. V.","year":"2001","unstructured":"K. V. Palem , S. Talla , and W. -F. Wong. Compiler Optimizations for Adaptive EPIC Processors. In Proc. 2001 EMSOFT , pages 257 -- 273 , 2001 . K. V. Palem, S. Talla, and W. -F. Wong. Compiler Optimizations for Adaptive EPIC Processors. In Proc. 2001 EMSOFT, pages 257--273, 2001."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212834"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.272427"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192749"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065910.1065929"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/321921.321925"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084854"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339687"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086301"}],"event":{"name":"ESWEEK06: Second Embedded Systems Week 2006","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Seoul Korea","acronym":"ESWEEK06"},"container-title":["Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1176760.1176779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T16:02:18Z","timestamp":1673107338000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1176760.1176779"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10,22]]},"references-count":31,"alternative-id":["10.1145\/1176760.1176779","10.1145\/1176760"],"URL":"https:\/\/doi.org\/10.1145\/1176760.1176779","relation":{},"subject":[],"published":{"date-parts":[[2006,10,22]]},"assertion":[{"value":"2006-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}