{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T15:54:11Z","timestamp":1772553251637,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,10,22]]},"DOI":"10.1145\/1176760.1176798","type":"proceedings-article","created":{"date-parts":[[2007,1,16]],"date-time":"2007-01-16T20:15:56Z","timestamp":1168978556000},"page":"312-322","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Compiler optimization of embedded applications for an adaptive SoC architecture"],"prefix":"10.1145","author":[{"given":"Charles R.","family":"Hardnett","sequence":"first","affiliation":[{"name":"Spelman College, Atlanta, GA"}]},{"given":"Krishna V.","family":"Palem","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Yogesh","family":"Chobe","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]}],"member":"320","published-online":{"date-parts":[[2006,10,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"I. accelerated technologies. http:\/\/www.impulsec.com\/.  I. accelerated technologies. http:\/\/www.impulsec.com\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Arc. http:\/\/www.arc.com.  Arc. http:\/\/www.arc.com."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/197405.197406"},{"issue":"8","key":"e_1_3_2_1_4_1","first-page":"26","volume":"19","author":"Belgard R.","year":"2005","journal-title":"Microprocessor Report"},{"key":"e_1_3_2_1_5_1","volume-title":"Prentice Hall","author":"Boehm B.","year":"2000"},{"key":"e_1_3_2_1_6_1","unstructured":"Celoxica. http:\/\/www.celoxica.com\/.  Celoxica. http:\/\/www.celoxica.com\/."},{"key":"e_1_3_2_1_7_1","first-page":"47","volume-title":"Computer Languages","author":"Chaitin G.","year":"1981"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806984"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115979"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956538"},{"key":"e_1_3_2_1_11_1","unstructured":"E-Asic. http:\/\/www.easic.com.  E-Asic. http:\/\/www.easic.com."},{"key":"e_1_3_2_1_12_1","unstructured":"A. Excalibur. http:\/\/www.altera.com\/literature\/lit-exc.jsp.  A. Excalibur. http:\/\/www.altera.com\/literature\/lit-exc.jsp."},{"key":"e_1_3_2_1_13_1","unstructured":"T. T. C. R. Framework. http:\/\/www.trimaran org.  T. T. C. R. Framework. http:\/\/www.trimaran org."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/12276.13312"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546613"},{"key":"e_1_3_2_1_16_1","unstructured":"T. Instruments. C6000 code composer studio development tools. http:\/\/dspvillage.ti.com\/docs\/catalog\/devtools\/.  T. Instruments. C6000 code composer studio development tools. http:\/\/dspvillage.ti.com\/docs\/catalog\/devtools\/."},{"key":"e_1_3_2_1_17_1","unstructured":"T. Instruments. TMS320C6000 technical brief. February 1999.  T. Instruments. TMS320C6000 technical brief. February 1999."},{"key":"e_1_3_2_1_18_1","unstructured":"H. H. Jones. How to slow the design cost spiral. In Electronics Design Chain. http:\/\/www.designchain.com\/ 2002.  H. H. Jones. How to slow the design cost spiral. In Electronics Design Chain. http:\/\/www.designchain.com\/ 2002."},{"key":"e_1_3_2_1_19_1","volume-title":"HP Labs","author":"Kathail V.","year":"2000"},{"key":"e_1_3_2_1_20_1","unstructured":"K. Krewell. Best servers of 2004. Microprocessor Report 19(1):24--27 January 2005.  K. Krewell. Best servers of 2004. Microprocessor Report 19(1):24--27 January 2005."},{"key":"e_1_3_2_1_21_1","volume-title":"International Symposium on Code Generation and Optimization. ACM Press","author":"Kudlur M.","year":"2003"},{"key":"e_1_3_2_1_22_1","unstructured":"L. Logic. LSI logic rapid chip platform ASIC:http:\/\/www.lsilogic.com\/products\/rapidchip platform asic\/.  L. Logic. LSI logic rapid chip platform ASIC:http:\/\/www.lsilogic.com\/products\/rapidchip platform asic\/."},{"key":"e_1_3_2_1_23_1","unstructured":"S. Microelectronics. The Greenfield solution http:\/\/www.st.com\/.  S. Microelectronics. The Greenfield solution http:\/\/www.st.com\/."},{"key":"e_1_3_2_1_24_1","unstructured":"H. Packard. Inside the Intel Itanium 2 processor: an Itanium processor family member for balanced performance over a wide range of applications. July 2002.  H. Packard. Inside the Intel Itanium 2 processor: an Itanium processor family member for balanced performance over a wide range of applications. July 2002."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/155183.155190"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the 4th Australasian Computer Architecture Conference","author":"Palem K.","year":"1999"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/646787.703885"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/646787.703885"},{"key":"e_1_3_2_1_29_1","unstructured":"X. V. I. Pro. http:\/\/www.xilinx.com\/products\/design resources\/proc central\/.  X. V. I. Pro. http:\/\/www.xilinx.com\/products\/design resources\/proc central\/."},{"key":"e_1_3_2_1_31_1","volume-title":"HP Labs","author":"Schreiber R.","year":"2000"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775963"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512550"},{"key":"e_1_3_2_1_34_1","unstructured":". D. P. C. Specs. http:\/\/www.extremetech.com\/article2\/0 1558 1639233 00.asp. chip specs.  . D. P. C. Specs. http:\/\/www.extremetech.com\/article2\/0 1558 1639233 00.asp. chip specs."},{"key":"e_1_3_2_1_35_1","unstructured":"T. S. System. http:\/\/www.ics.uci.edu\/ specc\/.  T. S. System. http:\/\/www.ics.uci.edu\/ specc\/."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.820037"},{"key":"e_1_3_2_1_37_1","unstructured":"Q. technology. http:\/\/www.qstech.com\/.  Q. technology. http:\/\/www.qstech.com\/."},{"key":"e_1_3_2_1_38_1","unstructured":"Tensilica. http:\/\/www.tensilica.com\/.  Tensilica. http:\/\/www.tensilica.com\/."},{"key":"e_1_3_2_1_39_1","first-page":"698","volume-title":"PDCS","author":"Way T.","year":"2002"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996764"}],"event":{"name":"ESWEEK06: Second Embedded Systems Week 2006","location":"Seoul Korea","acronym":"ESWEEK06","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1176760.1176798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T16:04:00Z","timestamp":1673107440000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1176760.1176798"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10,22]]},"references-count":39,"alternative-id":["10.1145\/1176760.1176798","10.1145\/1176760"],"URL":"https:\/\/doi.org\/10.1145\/1176760.1176798","relation":{},"subject":[],"published":{"date-parts":[[2006,10,22]]},"assertion":[{"value":"2006-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}