{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T19:25:02Z","timestamp":1773084302128,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,10,22]]},"DOI":"10.1145\/1176760.1176805","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"368-378","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Architecture and circuit techniques for low-throughput, energy-constrained systems across technology generations"],"prefix":"10.1145","author":[{"given":"Mark","family":"Hempstead","sequence":"first","affiliation":[{"name":"Harvard University, Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[{"name":"Harvard University, Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[{"name":"Harvard University, Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,10,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"e_1_3_2_1_3_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC)","author":"Benton","year":"2006","unstructured":"Benton H. Calhoun and Anantha Chandrakasan. A 256kb sub-threshold SRAM in 65nm CMOS . In IEEE International Solid-State Circuits Conference (ISSCC) , February 2006 . Benton H. Calhoun and Anantha Chandrakasan. A 256kb sub-threshold SRAM in 65nm CMOS. In IEEE International Solid-State Circuits Conference (ISSCC), February 2006."},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. IEEE CICC","author":"Cao Y.","year":"2000","unstructured":"Y. Cao , T. Sato , D. Sylvester , M. Orshansky , and C. Hu . New paradigm of predictive MOSFET and interconnect modeling for early circuit design . In Proc. IEEE CICC , June 2000 . Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In Proc. IEEE CICC, June 2000."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566413"},{"key":"e_1_3_2_1_6_1","unstructured":"Device Research Group EECS UC Berkeley. BSIM homepage offical site. http:\/\/www-device.eecs.berkeley.edu\/~bsim\/.  Device Research Group EECS UC Berkeley. BSIM homepage offical site. http:\/\/www-device.eecs.berkeley.edu\/~bsim\/."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024397"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.799853"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545232"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"e_1_3_2_1_12_1","volume-title":"Wireless Two-Lead EKG System. In Proceedings of the 26th IEEE EMBS Annual International Conference","author":"Fulford-Jones Thaddeus R. F.","year":"2004","unstructured":"Thaddeus R. F. Fulford-Jones , Gu-Yeon Wei , and Matt Welsh . A Portable , Low-Power , Wireless Two-Lead EKG System. In Proceedings of the 26th IEEE EMBS Annual International Conference , San Francisco, CA , Sept 2004 . Thaddeus R. F. Fulford-Jones, Gu-Yeon Wei, and Matt Welsh. A Portable, Low-Power, Wireless Two-Lead EKG System. In Proceedings of the 26th IEEE EMBS Annual International Conference, San Francisco, CA, Sept 2004."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.12"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309976"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774602"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821553"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.179198"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MPRV.2004.18"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/570738.570751"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774678"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566415"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086330"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.26"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821549"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0140-3664(02)00248-7"},{"key":"e_1_3_2_1_27_1","volume-title":"International technology roadmap for semiconductors","author":"Assoc Semiconductor Industry","year":"2004","unstructured":"Semiconductor Industry Assoc . International technology roadmap for semiconductors , 2004 update. http:\/\/www.itrs.net\/Common\/2004Update\/2004Update.htm. Semiconductor Industry Assoc. International technology roadmap for semiconductors, 2004 update. http:\/\/www.itrs.net\/Common\/2004Update\/2004Update.htm."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24606-0_21"},{"key":"e_1_3_2_1_29_1","unstructured":"Texas Instruments. TI MSP430F149 Ultra-Low Power Microcontroller. http:\/\/www.ti.com.  Texas Instruments. TI MSP430F149 Ultra-Low Power Microcontroller. http:\/\/www.ti.com."},{"key":"e_1_3_2_1_30_1","volume-title":"FFT Processor Using Subthreshold Circuit Techniques. In Proc. ISSCC","author":"Wang Alice","year":"2004","unstructured":"Alice Wang and Anantha Chandrakasan . A 180mV FFT Processor Using Subthreshold Circuit Techniques. In Proc. ISSCC , Jan 2004 . Alice Wang and Anantha Chandrakasan. A 180mV FFT Processor Using Subthreshold Circuit Techniques. In Proc. ISSCC, Jan 2004."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/EWSN.2005.1462003"}],"event":{"name":"ESWEEK06: Second Embedded Systems Week 2006","location":"Seoul Korea","acronym":"ESWEEK06","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1176760.1176805","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T21:04:22Z","timestamp":1673125462000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1176760.1176805"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10,22]]},"references-count":32,"alternative-id":["10.1145\/1176760.1176805","10.1145\/1176760"],"URL":"https:\/\/doi.org\/10.1145\/1176760.1176805","relation":{},"subject":[],"published":{"date-parts":[[2006,10,22]]},"assertion":[{"value":"2006-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}