{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:26:40Z","timestamp":1742383600537},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,10,22]]},"DOI":"10.1145\/1176760.1176807","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"389-400","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["High-level power analysis for multi-core chips"],"prefix":"10.1145","author":[{"given":"Noel","family":"Eisley","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Vassos","family":"Soteriou","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}]}],"member":"320","published-online":{"date-parts":[[2006,10,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARM Integrated Multiprocessor Core 2006. Available{online}:http:\/\/www.arm.com.  ARM Integrated Multiprocessor Core 2006. Available{online}:http:\/\/www.arm.com."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500009"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.7"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111037.1111055"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1134004"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"Proc. of the International Symposium on Performance Analysis of Systems and Software","author":"Chen J. W.","year":"2003","unstructured":"J. W. Chen : An Approach to Integrate Complete-System with User-Level Performance\/Power Simulators . In Proc. of the International Symposium on Performance Analysis of Systems and Software , pp. 1 -- 10 , March 2003 . J. W. Chen et al. Sim Wattch: An Approach to Integrate Complete-System with User-Level Performance\/Power Simulators. In Proc. of the International Symposium on Performance Analysis of Systems and Software, pp. 1--10, March 2003."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1240210"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023849"},{"key":"e_1_3_2_1_11_1","unstructured":"Gigascale Systems Research Center (GSRC) 2006. Available {online} http:\/\/www.gigascale.org\/roadmap\/.  Gigascale Systems Research Center (GSRC) 2006. Available {online} http:\/\/www.gigascale.org\/roadmap\/."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266288"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598119"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871610"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.736181"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/17407.17402"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.103"},{"key":"e_1_3_2_1_19_1","volume-title":"personal communication","author":"Raw Team MIT","year":"2006","unstructured":"MIT Raw Team , personal communication , 2006 . MIT Raw Team, personal communication, 2006."},{"key":"e_1_3_2_1_20_1","first-page":"150","volume-title":"Tile-Based Embedded Processor. In Proc. of the International Symposium on Computer Architecture","author":"Oliver J.","year":"2004","unstructured":"J. Oliver : A Multiple Clock Domain, Power-Aware , Tile-Based Embedded Processor. In Proc. of the International Symposium on Computer Architecture , pp. 150 -- 161 , June 2004 . J. Oliver et al. Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor. In Proc. of the International Symposium on Computer Architecture, pp. 150--161, June 2004."},{"key":"e_1_3_2_1_21_1","first-page":"72","volume-title":"RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors. In Proc. of the International Symposium on High Performance Computer Architecture","author":"Pai V. S.","year":"1997","unstructured":"V. S. Pai RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors. In Proc. of the International Symposium on High Performance Computer Architecture , pp. 72 -- 83 , Feb. 1997 . V. S. Pai et al. RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors. In Proc. of the International Symposium on High Performance Computer Architecture, pp. 72--83, Feb. 1997."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310089"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598110"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"e_1_3_2_1_25_1","unstructured":"PoPNet Simulator 2006. Available {online} http:\/\/www.princeton.edu\/~lshang\/popnet.html.  PoPNet Simulator 2006. Available {online} http:\/\/www.princeton.edu\/~lshang\/popnet.html."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006238"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782830"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.35"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605403"},{"key":"e_1_3_2_1_31_1","unstructured":"Simics 2006. Available {online}:www.simics.net.  Simics 2006. Available {online}:www.simics.net."},{"key":"e_1_3_2_1_32_1","unstructured":"Simple Scalar LLC 2006. Available {online}: http:\/\/www.simplescalar.com.  Simple Scalar LLC 2006. Available {online}: http:\/\/www.simplescalar.com."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086333"},{"key":"e_1_3_2_1_34_1","first-page":"2","volume-title":"Proc. of the International Symposium on Computer Architecture","author":"Tayloretal M. B.","year":"2004","unstructured":"M. B. Tayloretal . Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams . In Proc. of the International Symposium on Computer Architecture , pp. 2 -- 13 , June 2004 . M. B. Tayloretal. Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams. In Proc. of the International Symposium on Computer Architecture, pp. 2--13, June 2004."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.24"},{"key":"e_1_3_2_1_36_1","unstructured":"The Standard Performance Evaluation Corporation 2006. Available {online}: http:\/\/www.spec.org.  The Standard Performance Evaluation Corporation 2006. Available {online}: http:\/\/www.spec.org."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01130407"},{"key":"e_1_3_2_1_38_1","first-page":"384","volume-title":"Proc. of the 1994 International Conference on Computer-Aided Design","year":"1994","unstructured":"Vivek Tiwarietal. Power Analysis of Embedded Software: A First Step towards Software Power Minimization . In Proc. of the 1994 International Conference on Computer-Aided Design , pp. 384 -- 390 , Aug. 1994 . Vivek Tiwarietal. Power Analysis of Embedded Software: A First Step towards Software Power Minimization. In Proc. of the 1994 International Conference on Computer-Aided Design, pp. 384--390, Aug. 1994."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774891"},{"key":"e_1_3_2_1_40_1","first-page":"294","volume-title":"Orion: A Power-Performance Simulator for Interconnection Networks. In Proc. of the International Symposium on Microarchitecture","author":"Wang H.","year":"2002","unstructured":"H. Wang Orion: A Power-Performance Simulator for Interconnection Networks. In Proc. of the International Symposium on Microarchitecture , pp. 294 -- 305 , Nov. 2002 . H. Wang et al. Orion: A Power-Performance Simulator for Interconnection Networks. In Proc. of the International Symposium on Microarchitecture, pp. 294--305, Nov. 2002."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"}],"event":{"name":"ESWEEK06: Second Embedded Systems Week 2006","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Seoul Korea","acronym":"ESWEEK06"},"container-title":["Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1176760.1176807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T21:04:35Z","timestamp":1673125475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1176760.1176807"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10,22]]},"references-count":42,"alternative-id":["10.1145\/1176760.1176807","10.1145\/1176760"],"URL":"https:\/\/doi.org\/10.1145\/1176760.1176807","relation":{},"subject":[],"published":{"date-parts":[[2006,10,22]]},"assertion":[{"value":"2006-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}