{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:48Z","timestamp":1750308108920,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,10,22]],"date-time":"2006-10-22T00:00:00Z","timestamp":1161475200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,10,22]]},"DOI":"10.1145\/1178597.1178613","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"92-101","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["A flexible data to L2 cache mapping approach for future multicore processors"],"prefix":"10.1145","author":[{"given":"Lei","family":"Jin","sequence":"first","affiliation":[{"name":"University of Pittsburgh"}]},{"given":"Hyunjin","family":"Lee","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}]},{"given":"Sangyeun","family":"Cho","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}]}],"member":"320","published-online":{"date-parts":[[2006,10,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"volume-title":"Prentice Hall","year":"1987","author":"Bach M. J.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","article-title":"Platform 2015: Intel Processor and Platform Evolution for the Next Decade","author":"Borkar S.","year":"2005","journal-title":"Technology@Intel Magazine"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1273999"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.17"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"e_1_3_2_1_7_1","first-page":"199","volume-title":"Parallel Architectures and Compilation Techniques","author":"Huh J.","year":"2001"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"e_1_3_2_1_9_1","article-title":"A New Era of Architectural Innovation Arrives with Intel Dual-Core Processors","author":"Intel Corp.","year":"2005","journal-title":"Technology@Intel Magazine"},{"key":"e_1_3_2_1_10_1","unstructured":"ITRS (Int'l Technology Roadmap for Semiconductors). 2005 Edition http:\/\/public.itrs.net.  ITRS (Int'l Technology Roadmap for Semiconductors). 2005 Edition http:\/\/public.itrs.net."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"e_1_3_2_1_12_1","first-page":"88","volume-title":"High-Perf. Computer Arch.","author":"Jaleel A.","year":"2006"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_15_1","first-page":"435","volume-title":"Euro-Par","author":"Kong J.","year":"1996"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10017"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192026"},{"key":"e_1_3_2_1_19_1","first-page":"74","volume-title":"High-Performance Computer Architecture","author":"Nayfeh B. A.","year":"1996"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148884"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.8"},{"key":"e_1_3_2_1_23_1","first-page":"177","volume-title":"Dependable Systems and Networks","author":"Srinivasan J.","year":"2004"},{"key":"e_1_3_2_1_24_1","unstructured":"Standard Performance Evaluation Corporation. http:\/\/www.specbench.org.  Standard Performance Evaluation Corporation. http:\/\/www.specbench.org."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"}],"event":{"name":"MSPC '06: ACM SIGPLAN Workshop on Memory Systems Performance and Correctness 2006","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"San Jose California","acronym":"MSPC '06"},"container-title":["Proceedings of the 2006 workshop on Memory system performance and correctness"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1178597.1178613","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1178597.1178613","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:09Z","timestamp":1750262889000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1178597.1178613"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10,22]]},"references-count":26,"alternative-id":["10.1145\/1178597.1178613","10.1145\/1178597"],"URL":"https:\/\/doi.org\/10.1145\/1178597.1178613","relation":{},"subject":[],"published":{"date-parts":[[2006,10,22]]},"assertion":[{"value":"2006-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}