{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:48Z","timestamp":1750308048174,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,6,28]],"date-time":"2006-06-28T00:00:00Z","timestamp":1151452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,6,28]]},"DOI":"10.1145\/1183401.1183413","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"66-74","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Scientific applications vs. SPEC-FP"],"prefix":"10.1145","author":[{"given":"Kyle","family":"Rupnow","sequence":"first","affiliation":[{"name":"Univ. of Wisconsin, Madison, WI and Sandia National Labs, Albuquerque, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun","family":"Rodrigues","sequence":"additional","affiliation":[{"name":"Univ. of Notre Dame, Notre Dame, IN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keith","family":"Underwood","sequence":"additional","affiliation":[{"name":"Sandia National Labs, Albuquerque, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katherine","family":"Compton","sequence":"additional","affiliation":[{"name":"Univ. of Wisconsin, Madison, WI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,6,28]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Computer Hardware Understanding Development Tools 2.0 Reference Guide for MacOS X","author":"Apple Architecture Performance Groups","year":"2002","unstructured":"Apple Architecture Performance Groups , Computer Hardware Understanding Development Tools 2.0 Reference Guide for MacOS X , Apple Computer Inc , 2002 . Apple Architecture Performance Groups, Computer Hardware Understanding Development Tools 2.0 Reference Guide for MacOS X, Apple Computer Inc, 2002."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775897"},{"key":"e_1_3_2_1_3_1","first-page":"1","article-title":"The Microarchitecture of the Intel Pentium 4 Processor on 90nm Technology","volume":"8","author":"Boggs D.","year":"2004","unstructured":"D. Boggs , A. Baktha , J. Hawkins , D. T. Marr , J. A. Miller , P. Roussel , R. Singhal , B. Toll and K. S. Venkatraman , \" The Microarchitecture of the Intel Pentium 4 Processor on 90nm Technology ,\" Intel Technology Journal , vol. 8 , pp. 1 -- 20 , February 2004 . D. Boggs, A. Baktha, J. Hawkins, D. T. Marr, J. A. Miller, P. Roussel, R. Singhal, B. Toll and K. S. Venkatraman, \"The Microarchitecture of the Intel Pentium 4 Processor on 90nm Technology,\" Intel Technology Journal, vol. 8, pp. 1--20, February 2004.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.15"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/525424.822662"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335263"},{"key":"e_1_3_2_1_8_1","first-page":"0","article-title":"An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors","volume":"1","author":"Clark N.","year":"2005","unstructured":"N. Clark , J. Blome , M. Chu , S. Mahlke , S. Biles and K. Flautner , \" An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors ,\" ISCA , vol. 1 , pp. 0 -- 12 , ISCA 2005 . N. Clark, J. Blome, M. Chu, S. Mahlke, S. Biles and K. Flautner, \"An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors,\" ISCA, vol. 1, pp. 0--12, ISCA 2005.","journal-title":"ISCA"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Supercomputer Best Practices Symposium","volume":"2005","author":"Gara A.","year":"2005","unstructured":"A. Gara , \"Blue Gene\/ L Architecture ,\" Supercomputer Best Practices Symposium , vol. 2005 , pp. 1 -- 2 , May 11 --12 , 2005 . A. Gara, \"Blue Gene\/L Architecture,\" Supercomputer Best Practices Symposium, vol. 2005, pp. 1--2, May 11--12, 2005."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951730"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.15"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"e_1_3_2_1_13_1","first-page":"71","volume-title":"Proceedings of the 29th annual International Symposium on Computer Architecture","author":"Smith J. E.","year":"2002","unstructured":"Ho-Seop Kim and J. E. Smith , \" An instruction set and microarchitecture for instruction level distributed processing,\" ISCA 2002 , Proceedings of the 29th annual International Symposium on Computer Architecture 2002 , pp. 71 -- 81 . Ho-Seop Kim and J. E. Smith, \"An instruction set and microarchitecture for instruction level distributed processing,\" ISCA 2002, Proceedings of the 29th annual International Symposium on Computer Architecture 2002, pp. 71--81."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383086"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006211"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178043"},{"key":"e_1_3_2_1_18_1","first-page":"277","volume-title":"Macro-op Scheduling: Relaxing Scheduling Loop Constraints,\" in MICRO 36: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture","author":"Kim I.","year":"2003","unstructured":"I. Kim and M. H. Lipasti , \" Macro-op Scheduling: Relaxing Scheduling Loop Constraints,\" in MICRO 36: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture , 2003 , pp. 277 . I. Kim and M. H. Lipasti, \"Macro-op Scheduling: Relaxing Scheduling Loop Constraints,\" in MICRO 36: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, 2003, pp. 277."},{"key":"e_1_3_2_1_19_1","first-page":"330","volume-title":"MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems,\" in MICRO 30: Proceedings of the 30th annual ACM\/IEEE international symposium on Microarchitecture","author":"Lee C.","year":"1997","unstructured":"C. Lee , M. Potkonjak and W. H. Mangione-Smith , \" MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems,\" in MICRO 30: Proceedings of the 30th annual ACM\/IEEE international symposium on Microarchitecture , 1997 , pp. 330 -- 335 . C. Lee, M. Potkonjak and W. H. Mangione-Smith, \"MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems,\" in MICRO 30: Proceedings of the 30th annual ACM\/IEEE international symposium on Microarchitecture, 1997, pp. 330--335."},{"key":"e_1_3_2_1_20_1","first-page":"149","volume-title":"Interlock collapsing ALU for increased instruction-level parallelism,\" in MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture","author":"Malik N.","year":"1992","unstructured":"N. Malik , R. J. Eickemeyer and S. Vassiliadis , \" Interlock collapsing ALU for increased instruction-level parallelism,\" in MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture , 1992 , pp. 149 -- 157 . N. Malik, R. J. Eickemeyer and S. Vassiliadis, \"Interlock collapsing ALU for increased instruction-level parallelism,\" in MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture, 1992, pp. 149--157."},{"key":"e_1_3_2_1_21_1","first-page":"27","volume-title":"Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors,\" in Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (HPCA'01)","author":"Michaud P.","year":"2001","unstructured":"P. Michaud and A. Seznec , \" Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors,\" in Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (HPCA'01) , 2001 , pp. 27 . P. Michaud and A. Seznec, \"Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors,\" in Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (HPCA'01), 2001, pp. 27."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_23_1","first-page":"318","volume-title":"A scalable instruction queue design using dependence chains,\" in Proceedings of the 29th annual international symposium on Computer architecture","author":"Raasch S. E.","year":"2002","unstructured":"S. E. Raasch , N. L. Binkert and S. K. Reinhardt , \" A scalable instruction queue design using dependence chains,\" in Proceedings of the 29th annual international symposium on Computer architecture , 2002 , pp. 318 -- 329 . S. E. Raasch, N. L. Binkert and S. K. Reinhardt, \"A scalable instruction queue design using dependence chains,\" in Proceedings of the 29th annual international symposium on Computer architecture, 2002, pp. 318--329."},{"key":"e_1_3_2_1_24_1","unstructured":"SPEC \"SPECJBB2000 \" vol. 2005 pp. 1 2005.  SPEC \"SPECJBB2000 \" vol. 2005 pp. 1 2005."},{"key":"e_1_3_2_1_25_1","unstructured":"SPEC \"SpecJVM'98 Benchmarks \" vol. 2005 pp. 1 2001.  SPEC \"SpecJVM'98 Benchmarks \" vol. 2005 pp. 1 2001."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360136"},{"key":"e_1_3_2_1_27_1","first-page":"415","volume-title":"Proceedings of the International Conference on Computer Design","author":"Talla D.","year":"2001","unstructured":"D. Talla and L. K. John , \" Cost-effective hardware acceleration of multimedia applications,\" ICCD 2001 , Proceedings of the International Conference on Computer Design , 2001 , pp. 415 -- 424 . D. Talla and L. K. John, \"Cost-effective hardware acceleration of multimedia applications,\" ICCD 2001, Proceedings of the International Conference on Computer Design, 2001, pp. 415--424."},{"key":"e_1_3_2_1_28_1","volume-title":"June, 2005.","author":"Supercomputer Sites 0","year":"2005","unstructured":"Top500.org, \"Top 50 0 Supercomputer Sites ,\" vol. 2005 , pp. 1 , June, 2005. Top500.org, \"Top 500 Supercomputer Sites,\" vol. 2005, pp. 1, June, 2005."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1018419.1019639"},{"key":"e_1_3_2_1_30_1","unstructured":"Transaction Processing Council \"Transaction Processing Council (Benchmark Standard Specification) \" vol. 2005 pp. 1 2005.  Transaction Processing Council \"Transaction Processing Council (Benchmark Standard Specification) \" vol. 2005 pp. 1 2005."},{"key":"e_1_3_2_1_31_1","first-page":"55","volume-title":"Proceedings.Ninth Working Conference on","author":"Wills L.","year":"2002","unstructured":"L. Wills , T. Taha , L. Baumstark Jr and S. Wills, \"Estimating potential parallelism for platform retargeting,\" in Reverse Engineering, 2002 . Proceedings.Ninth Working Conference on , 2002 , pp. 55 -- 64 . L. Wills, T. Taha, L. Baumstark Jr and S. Wills, \"Estimating potential parallelism for platform retargeting,\" in Reverse Engineering, 2002. Proceedings.Ninth Working Conference on, 2002, pp. 55--64."}],"event":{"name":"ICS06: International Conference on Supercomputing 2006","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Cairns Queensland Australia","acronym":"ICS06"},"container-title":["Proceedings of the 20th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183413","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1183401.1183413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:14:36Z","timestamp":1750259676000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183413"}},"subtitle":["a comparison of program behavior"],"short-title":[],"issued":{"date-parts":[[2006,6,28]]},"references-count":30,"alternative-id":["10.1145\/1183401.1183413","10.1145\/1183401"],"URL":"https:\/\/doi.org\/10.1145\/1183401.1183413","relation":{},"subject":[],"published":{"date-parts":[[2006,6,28]]},"assertion":[{"value":"2006-06-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}