{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:48Z","timestamp":1750308048718,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,6,28]],"date-time":"2006-06-28T00:00:00Z","timestamp":1151452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,6,28]]},"DOI":"10.1145\/1183401.1183422","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"135-144","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Implementing virtual memory in a vector processor with software restart markers"],"prefix":"10.1145","author":[{"given":"Mark","family":"Hampton","sequence":"first","affiliation":[{"name":"MIT CSAIL, Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krste","family":"Asanovi\u0107","sequence":"additional","affiliation":[{"name":"MIT CSAIL, Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,6,28]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Trimaran homepage. http:\/\/www.trimaran.org.]]  Trimaran homepage. http:\/\/www.trimaran.org.]]"},{"key":"e_1_3_2_1_2_1","unstructured":"K. Asanovi\u0107. Vector Microprocessors. PhD thesis University of California at Berkeley May 1998.]]   K. Asanovi\u0107. Vector Microprocessors. PhD thesis University of California at Berkeley May 1998.]]"},{"key":"e_1_3_2_1_4_1","volume-title":"OSDI-1","author":"Bala K.","year":"1994","unstructured":"K. Bala Software prefetching and caching for translation lookaside buffers . In OSDI-1 , November 1994 .]] K. Bala et al. Software prefetching and caching for translation lookaside buffers. In OSDI-1, November 1994.]]"},{"key":"e_1_3_2_1_5_1","unstructured":"D. H. Brown Associates Inc. Cray launches X1 for extreme supercomputing November 2002.]]  D. H. Brown Associates Inc. Cray launches X1 for extreme supercomputing November 2002.]]"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.251.0051"},{"key":"e_1_3_2_1_7_1","first-page":"043","article-title":"reporting mechanism for a vector processor","volume":"5","author":"Exception EC.","year":"1991","unstructured":"D EC. Exception reporting mechanism for a vector processor . U.S. Patent 5 , 043 ,867, August 1991 .]] DEC. Exception reporting mechanism for a vector processor. U.S. Patent 5,043,867, August 1991.]]","journal-title":"U.S. Patent"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266816"},{"key":"e_1_3_2_1_9_1","volume-title":"ISCA-29","author":"Espasa R.","year":"2002","unstructured":"R. Espasa : a vector extension to the Alpha architecture . In ISCA-29 , May 2002 .]] R. Espasa et al. Tarantula: a vector extension to the Alpha architecture. In ISCA-29, May 2002.]]"},{"key":"e_1_3_2_1_10_1","volume-title":"HPCA-2","author":"Espasa R.","year":"1996","unstructured":"R. Espasa and M. Valero . Decoupled vector architectures . In HPCA-2 , February 1996 .]] R. Espasa and M. Valero. Decoupled vector architectures. In HPCA-2, February 1996.]]"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/225160.225189"},{"key":"e_1_3_2_1_12_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2003","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture: A Quantitative Approach , chapter Appendix G. Morgan Kaufman Publishers , third edition, 2003 .]] J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach, chapter Appendix G. Morgan Kaufman Publishers, third edition, 2003.]]"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30353"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291065"},{"key":"e_1_3_2_1_15_1","volume-title":"Prentice Hall","author":"Kane G.","year":"1989","unstructured":"G. Kane . MIPS RISC Architecture (R2000\/R3000) . Prentice Hall , 1989 .]] G. Kane. MIPS RISC Architecture (R2000\/R3000). Prentice Hall, 1989.]]"},{"issue":"1","key":"e_1_3_2_1_16_1","article-title":"A hardware overview of SX-6 and SX-7 supercomputer","volume":"44","author":"Kitagawa K.","year":"2003","unstructured":"K. Kitagawa A hardware overview of SX-6 and SX-7 supercomputer . NEC Research & Development Journal , 44 ( 1 ), January 2003 .]] K. Kitagawa et al. A hardware overview of SX-6 and SX-7 supercomputer. NEC Research & Development Journal, 44(1), January 2003.]]","journal-title":"NEC Research & Development Journal"},{"key":"e_1_3_2_1_17_1","volume-title":"The technology behind Crusoe processors. White paper","author":"Klaiber A.","year":"2000","unstructured":"A. Klaiber . The technology behind Crusoe processors. White paper , Transmeta Corporation , January 2000 .]] A. Klaiber. The technology behind Crusoe processors. White paper, Transmeta Corporation, January 2000.]]"},{"key":"e_1_3_2_1_18_1","unstructured":"C. Kozyrakis. Scalable vector media-processors for embedded systems. PhD thesis University of California at Berkeley May 2002.]]   C. Kozyrakis. Scalable vector media-processors for embedded systems. PhD thesis University of California at Berkeley May 2002.]]"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859664"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006736"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.20"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290951"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143529"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.482313"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/7902.7904"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305148"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"e_1_3_2_1_28_1","volume-title":"Alpha Architecture Reference Manual","author":"Sites R. L.","year":"1992","unstructured":"R. L. Sites . Alpha Architecture Reference Manual . Digital Press , October 1992 .]] R. L. Sites. Alpha Architecture Reference Manual. Digital Press, October 1992.]]"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/185514.185515"},{"key":"e_1_3_2_1_30_1","volume-title":"ICS-8","author":"Utsumi T.","year":"1994","unstructured":"T. Utsumi Architecture of the VPP500 parallel supercomputer . In ICS-8 , November 1994 .]] T. Utsumi et al. Architecture of the VPP500 parallel supercomputer. In ICS-8, November 1994.]]"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/193209.193217"}],"event":{"name":"ICS06: International Conference on Supercomputing 2006","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Cairns Queensland Australia","acronym":"ICS06"},"container-title":["Proceedings of the 20th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183422","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1183401.1183422","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:14:36Z","timestamp":1750259676000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183422"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,6,28]]},"references-count":30,"alternative-id":["10.1145\/1183401.1183422","10.1145\/1183401"],"URL":"https:\/\/doi.org\/10.1145\/1183401.1183422","relation":{},"subject":[],"published":{"date-parts":[[2006,6,28]]},"assertion":[{"value":"2006-06-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}