{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:48Z","timestamp":1750308048842,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,6,28]],"date-time":"2006-06-28T00:00:00Z","timestamp":1151452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,6,28]]},"DOI":"10.1145\/1183401.1183428","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"177-186","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":49,"title":["Design space exploration for multicore architectures"],"prefix":"10.1145","author":[{"given":"Matteo","family":"Monchiero","sequence":"first","affiliation":[{"name":"Politecnico di Milano, Via Ponzio, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramon","family":"Canal","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain and Intel Labs-Universitat, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,6,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"e_1_3_2_1_4_1","volume-title":"HPCA '00: Proceedings of the 6th International Symposium on High-Performance Computer Architecture","author":"Mudge Trevor","year":"2000","unstructured":"Trevor Mudge . Power : A first class constraint for future architectures . In HPCA '00: Proceedings of the 6th International Symposium on High-Performance Computer Architecture , Washington, DC, USA , 2000 . IEEE Computer Society. Trevor Mudge. Power: A first class constraint for future architectures. In HPCA '00: Proceedings of the 6th International Symposium on High-Performance Computer Architecture, Washington, DC, USA, 2000. IEEE Computer Society."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"e_1_3_2_1_6_1","volume-title":"Intel","author":"White","year":"2005","unstructured":"Intel. White paper : Superior performance with dual-core. Technical report , Intel , 2005 . Intel. White paper: Superior performance with dual-core. Technical report, Intel, 2005."},{"key":"e_1_3_2_1_7_1","volume-title":"Advanced Micro Devices Inc.","author":"Quinn Kelly","year":"2005","unstructured":"Kelly Quinn , Jessica Yang , and Vernon Turner . The next evolution in enterprise computing: The convergence of multicore x86 processing and 64-bit operating systems-white paper. Technical report , Advanced Micro Devices Inc. , April 2005 . Kelly Quinn, Jessica Yang, and Vernon Turner. The next evolution in enterprise computing: The convergence of multicore x86 processing and 64-bit operating systems-white paper. Technical report, Advanced Micro Devices Inc., April 2005."},{"key":"e_1_3_2_1_8_1","volume-title":"January","author":"Renau Jose","year":"2005","unstructured":"Jose Renau , Basilio Fraguela , James Tuck , Wei Liu , Milos Prvulovic , Luis Ceze , Smruti Sarangi , Paul Sack , Karin Strauss , and Pablo Montesinos . SESC simulator , January 2005 . http:\/\/sesc.sourceforge.net. Jose Renau, Basilio Fraguela, James Tuck, Wei Liu, Milos Prvulovic, Luis Ceze, Smruti Sarangi, Paul Sack, Karin Strauss, and Pablo Montesinos. SESC simulator, January 2005. http:\/\/sesc.sourceforge.net."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_11_1","first-page":"199","volume-title":"PACT'01: Proceedings of the 10th International Conference on Parallel Architectures and Compilation Techniques","author":"Huh J.","year":"2001","unstructured":"J. Huh , D. Burger , and S. Keckler . Exploring the design space of future cmps . In PACT'01: Proceedings of the 10th International Conference on Parallel Architectures and Compilation Techniques , pages 199 -- 210 , Washington, DC, USA , 2001 . IEEE Computer Society. J. Huh, D. Burger, and S. Keckler. Exploring the design space of future cmps. In PACT'01: Proceedings of the 10th International Conference on Parallel Architectures and Compilation Techniques, pages 199--210, Washington, DC, USA, 2001. IEEE Computer Society."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240600"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502254"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033367"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430567"},{"key":"e_1_3_2_1_16_1","volume-title":"HPCA '06: Proceedings of the 12th International Symposium on High Performance Computer Architecture","author":"Li J.","year":"2006","unstructured":"J. Li and J. F. Martinez . Dynamic power-performance adaptation of parallel computation on chip multiprocessors . In HPCA '06: Proceedings of the 12th International Symposium on High Performance Computer Architecture , Washington, DC, USA , 2006 . IEEE Computer Society. J. Li and J. F. Martinez. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In HPCA '06: Proceedings of the 12th International Symposium on High Performance Computer Architecture, Washington, DC, USA, 2006. IEEE Computer Society."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.25"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598109"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"e_1_3_2_1_20_1","volume-title":"Journal of Instruction Level Parallelism","author":"Sankaranarayanan K.","year":"2005","unstructured":"K. Sankaranarayanan , S. Velusamy , M. Stan , and K. Skadron . A case for thermal-aware floorplanning at the microarchitectural level . Journal of Instruction Level Parallelism , 2005 . K. Sankaranarayanan, S. Velusamy, M. Stan, and K. Skadron. A case for thermal-aware floorplanning at the microarchitectural level. Journal of Instruction Level Parallelism, 2005."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.12"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.36"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0585"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_26_1","first-page":"294","volume-title":"Proc. of the 35th annual ACM\/IEEE International Symposium on Microarchitecture","author":"Wang Hang-Sheng","year":"2002","unstructured":"Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , and Sharad Malik . Orion : a power-performance simulator for interconnection networks . In Proc. of the 35th annual ACM\/IEEE International Symposium on Microarchitecture , pages 294 -- 305 , 2002 . Hang-Sheng Wang, Xinping Zhu, Li-Shiuan Peh, and Sharad Malik. Orion: a power-performance simulator for interconnection networks. In Proc. of the 35th annual ACM\/IEEE International Symposium on Microarchitecture, pages 294--305, 2002."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850860"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_29_1","volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization (IISWC-2005)","author":"Li Man-Lap","year":"2005","unstructured":"Man-Lap Li , Ruchira Sasanka , Sarita V. Adve , Yen-Kuang Chen , and Eric Debes . The alpbench benchmark suite for complex multimedia applications . In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC-2005) , Washington, DC, USA , 2005 . IEEE Computer Society. Man-Lap Li, Ruchira Sasanka, Sarita V. Adve, Yen-Kuang Chen, and Eric Debes. The alpbench benchmark suite for complex multimedia applications. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC-2005), Washington, DC, USA, 2005. IEEE Computer Society."}],"event":{"name":"ICS06: International Conference on Supercomputing 2006","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Cairns Queensland Australia","acronym":"ICS06"},"container-title":["Proceedings of the 20th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183428","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1183401.1183428","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:14:36Z","timestamp":1750259676000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183428"}},"subtitle":["a power\/performance\/thermal view"],"short-title":[],"issued":{"date-parts":[[2006,6,28]]},"references-count":28,"alternative-id":["10.1145\/1183401.1183428","10.1145\/1183401"],"URL":"https:\/\/doi.org\/10.1145\/1183401.1183428","relation":{},"subject":[],"published":{"date-parts":[[2006,6,28]]},"assertion":[{"value":"2006-06-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}