{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:09:46Z","timestamp":1763467786230,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,6,28]],"date-time":"2006-06-28T00:00:00Z","timestamp":1151452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,6,28]]},"DOI":"10.1145\/1183401.1183430","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"187-198","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":377,"title":["Design tradeoffs for tiled CMP on-chip networks"],"prefix":"10.1145","author":[{"given":"James","family":"Balfour","sequence":"first","affiliation":[{"name":"Stanford University"}]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[{"name":"Stanford University"}]}],"member":"320","published-online":{"date-parts":[[2006,6,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1022685.1022929"},{"key":"e_1_3_2_1_2_1","volume-title":"Electronic Devices Meeting, 2004","author":"Bai P.","year":"2004","unstructured":"P. Bai A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 cu interconnect layers, low-k ild and 0.57 μm2 sram cell . In Electronic Devices Meeting, 2004 . IEDM Technical Digest, pages 657--660. IEEE International , Dec 2004 . P. Bai et al. A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 cu interconnect layers, low-k ild and 0.57 μm2 sram cell. In Electronic Devices Meeting, 2004. IEDM Technical Digest, pages 657--660. IEEE International, Dec 2004."},{"key":"e_1_3_2_1_3_1","volume-title":"Electronic Devices Meeting, 2004","author":"Chatterjee A.","year":"2004","unstructured":"A. Chatterjee A 65 nm cmos technology for mobile and digital signal processing applications . In Electronic Devices Meeting, 2004 . IEDM Technical Digest, pages 665--668. IEEE International , Dec 2004 . A. Chatterjee et al. A 65 nm cmos technology for mobile and digital signal processing applications. In Electronic Devices Meeting, 2004. IEDM Technical Digest, pages 665--668. IEEE International, Dec 2004."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_5_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W. J.","year":"2004","unstructured":"W. J. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers , 2004 . W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2004."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023849"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_3_2_1_9_1","first-page":"177","volume-title":"Proceedings of the IEEE 2003 International Interconnect Technology Conference","author":"Ho R.","year":"2003","unstructured":"R. Ho , K. Mai , and M. Horowitz . Managing wire scaling: a circuit perspective . In Proceedings of the IEEE 2003 International Interconnect Technology Conference , pages 177 -- 179 , June 2003 . R. Ho, K. Mai, and M. Horowitz. Managing wire scaling: a circuit perspective. In Proceedings of the IEEE 2003 International Interconnect Technology Conference, pages 177--179, June 2003."},{"key":"e_1_3_2_1_10_1","unstructured":"International technology roadmap for semiconductors. 2005 edition.  International technology roadmap for semiconductors. 2005 edition."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065726"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/4492.4495"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419254"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.820651"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006717"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/645605.663087"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876446"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070006"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_21_1","first-page":"105","volume-title":"MICRO 36: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture","author":"Wang H.","year":"2003","unstructured":"H. Wang , L.-S. Peh , and S. Malik . Power-driven design of router microarchitectures in on-chip networks . In MICRO 36: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture , page 105 , Washington, DC, USA , 2003 . IEEE Computer Society. H. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In MICRO 36: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, page 105, Washington, DC, USA, 2003. IEEE Computer Society."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"}],"event":{"name":"ICS06: International Conference on Supercomputing 2006","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Cairns Queensland Australia","acronym":"ICS06"},"container-title":["Proceedings of the 20th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183430","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1183401.1183430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:14:36Z","timestamp":1750259676000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183430"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,6,28]]},"references-count":22,"alternative-id":["10.1145\/1183401.1183430","10.1145\/1183401"],"URL":"https:\/\/doi.org\/10.1145\/1183401.1183430","relation":{},"subject":[],"published":{"date-parts":[[2006,6,28]]},"assertion":[{"value":"2006-06-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}