{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:49Z","timestamp":1750308049134,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,6,28]],"date-time":"2006-06-28T00:00:00Z","timestamp":1151452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,6,28]]},"DOI":"10.1145\/1183401.1183438","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"259-268","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["TMA"],"prefix":"10.1145","author":[{"given":"H\u00e5kan","family":"Zeffer","sequence":"first","affiliation":[{"name":"Uppsala University, Uppsala, SWEDEN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zoran","family":"Radovi\u0107","sequence":"additional","affiliation":[{"name":"Uppsala University, Uppsala, SWEDEN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Karlsson","sequence":"additional","affiliation":[{"name":"Uppsala University, Uppsala, SWEDEN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Hagersten","sequence":"additional","affiliation":[{"name":"Uppsala University, Uppsala, SWEDEN"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,6,28]]},"reference":[{"volume-title":"The MIT Alewife Machine. IEEE Proceedings","year":"1999","author":"Agarwal A.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.485843"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339696"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.301003"},{"key":"e_1_3_2_1_5_1","first-page":"90","volume-title":"Memory Ordering: A Value-Based Approach. In ISCA'04","author":"Cain H. W.","year":"2004"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/121132.121159"},{"key":"e_1_3_2_1_7_1","first-page":"124","volume-title":"SMTp: An Architecture for Next-generation Scalable Multi-threading. In ISCA '04","author":"Chaudhuri M.","year":"2004"},{"key":"e_1_3_2_1_8_1","first-page":"101","volume-title":"Euro-Par 1995","author":"Chiou D.","year":"1995"},{"key":"e_1_3_2_1_9_1","first-page":"172","volume-title":"HPCA-5","author":"Hagersten E.","year":"1999"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.233000"},{"key":"e_1_3_2_1_11_1","unstructured":"InfiniBand Trade Association InfiniBand Architecture Specification Release 1.2 October 2004. Available from http:\/\/www.infinibandta.org.  InfiniBand Trade Association InfiniBand Architecture Specification Release 1.2 October 2004. Available from http:\/\/www.infinibandta.org."},{"key":"e_1_3_2_1_12_1","first-page":"62","volume":"19","author":"Jaleel A.","year":"2001","journal-title":"In-Line Interrupt Handling for Software-Managed TLBs. In ICCD"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.9"},{"volume-title":"Microprocessor Report","year":"2006","author":"Krewell K.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192056"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/10590.10610"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_20_1","first-page":"1","volume-title":"ICPP'95","author":"Nowatzyk A.","year":"1995"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.341.0023"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300986"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582090"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232979"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237179"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195575"},{"key":"e_1_3_2_1_28_1","first-page":"40","volume-title":"Sirocco: Cost-Effective Fine-Grain Distributed Shared Memory. In PACT'98","author":"Schoinas I.","year":"1998"},{"volume-title":"Ultra-High Performance Communication with MPI and the Sun Fire Link Interconnect. In SC'02","year":"2002","author":"Sistare S. J.","key":"e_1_3_2_1_29_1"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266675"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888700"},{"volume-title":"Vasa: A Simulator Infrastructure with Adjustable Fidelity. In PDCS 2005","year":"2005","author":"Wallin D.","key":"e_1_3_2_1_32_1"},{"volume-title":"PTR Prentice Hall","year":"2000","author":"Weaver D. L.","key":"e_1_3_2_1_33_1"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27866-5_72"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320114"}],"event":{"name":"ICS06: International Conference on Supercomputing 2006","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Cairns Queensland Australia","acronym":"ICS06"},"container-title":["Proceedings of the 20th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183438","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1183401.1183438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:14:36Z","timestamp":1750259676000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183438"}},"subtitle":["a trap-based memory architecture"],"short-title":[],"issued":{"date-parts":[[2006,6,28]]},"references-count":36,"alternative-id":["10.1145\/1183401.1183438","10.1145\/1183401"],"URL":"https:\/\/doi.org\/10.1145\/1183401.1183438","relation":{},"subject":[],"published":{"date-parts":[[2006,6,28]]},"assertion":[{"value":"2006-06-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}