{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:48Z","timestamp":1750308048378,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,6,28]],"date-time":"2006-06-28T00:00:00Z","timestamp":1151452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,6,28]]},"DOI":"10.1145\/1183401.1183440","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"278-287","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Feedback-directed memory disambiguation through store distance analysis"],"prefix":"10.1145","author":[{"given":"Changpeng","family":"Fang","sequence":"first","affiliation":[{"name":"QLogic Corporation, Mountain View, CA"}]},{"given":"Steve","family":"Carr","sequence":"additional","affiliation":[{"name":"Michigan Technological University, Houghton, MI"}]},{"given":"Soner","family":"\u00d6nder","sequence":"additional","affiliation":[{"name":"Michigan Technological University, Houghton, MI"}]},{"given":"Zhenlin","family":"Wang","sequence":"additional","affiliation":[{"name":"Michigan Technological University, Houghton, MI"}]}],"member":"320","published-online":{"date-parts":[[2006,6,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/773146.773043"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the IASTED Conference on Parallel and Distributed Computing and Systems","author":"Beyls K.","year":"2001","unstructured":"K. Beyls and E. D'Hollander . Reuse distance as a metric for cache behavior . In Proceedings of the IASTED Conference on Parallel and Distributed Computing and Systems , 2001 . K. Beyls and E. D'Hollander. Reuse distance as a metric for cache behavior. In Proceedings of the IASTED Conference on Parallel and Distributed Computing and Systems, 2001."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/646667.700030"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782836"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279378"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065895.1065906"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.26"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113448"},{"key":"e_1_3_2_1_11_1","first-page":"615","article-title":"Apparatus to dynamically control the Out-Of-Order execution of Load-Store instructions","volume":"5","author":"Hesson J.","year":"1995","unstructured":"J. Hesson , J. LeBlanc , and S. Ciavaglia . Apparatus to dynamically control the Out-Of-Order execution of Load-Store instructions . US. Patent 5 , 615 , 350, Filed Dec. 1995 , Issued Mar. 1997. J. Hesson, J. LeBlanc, and S. Ciavaglia. Apparatus to dynamically control the Out-Of-Order execution of Load-Store instructions. US. Patent 5, 615, 350, Filed Dec. 1995, Issued Mar. 1997.","journal-title":"US. Patent"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1005686.1005691"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264189"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674303"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/857172.857236"},{"key":"e_1_3_2_1_19_1","article-title":"Dynamic memory disambiguation in the presence of out-of-order store issuing","volume":"4","author":"Onder S.","year":"2002","unstructured":"S. Onder and R. Gupta . Dynamic memory disambiguation in the presence of out-of-order store issuing . Journal of Instruction Level Parallelism , Volume 4 , June 2002 . (www.microarch.org\/vol4). S. Onder and R. Gupta. Dynamic memory disambiguation in the presence of out-of-order store issuing. Journal of Instruction Level Parallelism, Volume 4, June 2002. (www.microarch.org\/vol4).","journal-title":"Journal of Instruction Level Parallelism"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305218"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024414"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178260"},{"key":"e_1_3_2_1_23_1","first-page":"619","article-title":"Memory reference tagging","volume":"5","author":"Steely S.","year":"1994","unstructured":"S. Steely , D. Sager , and D. Fite . Memory reference tagging . US. Patent 5 , 619 , 662, Filed Aug. 1994 , Issued Apr. 1997. S. Steely, D. Sager, and D. Fite. Memory reference tagging. US. Patent 5, 619, 662, Filed Aug. 1994, Issued Apr. 1997.","journal-title":"US. Patent"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/166955.166974"},{"key":"e_1_3_2_1_25_1","volume-title":"University of Massachusetts","author":"Wang Z.","year":"2004","unstructured":"Z. Wang . Cooperative hardware\/software caching for next-generation memory systems. PhD thesis , University of Massachusetts , Amherst , 2004 . Z. Wang. Cooperative hardware\/software caching for next-generation memory systems. PhD thesis, University of Massachusetts, Amherst, 2004."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300983"},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of Workshop on Language, Compilers, and Runtime Systems for Scalable Compilers","author":"Zhong Y","year":"2002","unstructured":"Y Zhong , C. Ding , and K. Kennedy . Reuse distance analysis for scientific programs . In Proceedings of Workshop on Language, Compilers, and Runtime Systems for Scalable Compilers , Washington, DC , 2002 . Y Zhong, C. Ding, and K. Kennedy. Reuse distance analysis for scientific programs. In Proceedings of Workshop on Language, Compilers, and Runtime Systems for Scalable Compilers, Washington, DC, 2002."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943841"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996872"}],"event":{"name":"ICS06: International Conference on Supercomputing 2006","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Cairns Queensland Australia","acronym":"ICS06"},"container-title":["Proceedings of the 20th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183440","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1183401.1183440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:14:36Z","timestamp":1750259676000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183440"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,6,28]]},"references-count":27,"alternative-id":["10.1145\/1183401.1183440","10.1145\/1183401"],"URL":"https:\/\/doi.org\/10.1145\/1183401.1183440","relation":{},"subject":[],"published":{"date-parts":[[2006,6,28]]},"assertion":[{"value":"2006-06-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}