{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:49Z","timestamp":1750308049169,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2006,6,28]],"date-time":"2006-06-28T00:00:00Z","timestamp":1151452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,6,28]]},"DOI":"10.1145\/1183401.1183452","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"361-371","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Lightweight lock-free synchronization methods for multithreading"],"prefix":"10.1145","author":[{"given":"Arun","family":"Kejariwal","sequence":"first","affiliation":[{"name":"University of California at Irvine, Irvine, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideki","family":"Saito","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinmin","family":"Tian","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milind","family":"Girkar","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wel","family":"Li","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Utpal","family":"Banerjee","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandru","family":"Nicolau","sequence":"additional","affiliation":[{"name":"University of California at Irvine, Irvine, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Constantine D.","family":"Polychronopoulos","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2006,6,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009499"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68188"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.55501"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/109025.109051"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207142"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/846234.849250"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261396"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/989393.989452"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/268946.268974"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.707614"},{"key":"e_1_3_2_1_13_1","first-page":"105","volume-title":"Proceedings of the 1990 International Conference on Parallel Processing","author":"Midkiff S.","year":"1986","unstructured":"S. Midkiff and D. Padua . Issues in the optimization of parallel programs . In Proceedings of the 1990 International Conference on Parallel Processing , pages 105 -- 113 , 1986 . S. Midkiff and D. Padua. Issues in the optimization of parallel programs. In Proceedings of the 1990 International Conference on Parallel Processing, pages 105--113, 1986."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/645671.665396"},{"key":"e_1_3_2_1_15_1","unstructured":"SPEC OMP. http:\/\/www.spec.org\/omp.  SPEC OMP. http:\/\/www.spec.org\/omp."},{"key":"e_1_3_2_1_16_1","volume-title":"VOLUME 1","author":"Kuck D.","year":"1978","unstructured":"D. Kuck . The Structure of Computers and Computations , VOLUME 1 . John Wiley and Sons , New York, NY , 1978 . D. Kuck. The Structure of Computers and Computations, VOLUME 1. John Wiley and Sons, New York, NY, 1978."},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the 1986 International Conference on Parallel Processing, St","author":"Cytron R.","year":"1986","unstructured":"R. Cytron . Doacross : Beyond vectorization for multiprocessors . In Proceedings of the 1986 International Conference on Parallel Processing, St . Charles, IL , August 1986 . R. Cytron. Doacross: Beyond vectorization for multiprocessors. In Proceedings of the 1986 International Conference on Parallel Processing, St. Charles, IL, August 1986."},{"key":"e_1_3_2_1_18_1","volume-title":"Introduction to Algorithms","author":"Cormen T. H.","year":"1990","unstructured":"T. H. Cormen , C. E. Leiserson , and R. L. Rivest . Introduction to Algorithms . The MIT Press , Cambridge, MA , 1990 . T. H. Cormen, C. E. Leiserson, and R. L. Rivest. Introduction to Algorithms. The MIT Press, Cambridge, MA, 1990."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02577777"},{"key":"e_1_3_2_1_20_1","volume-title":"Operating System Concepts","author":"Silberschatz A.","year":"2001","unstructured":"A. Silberschatz , P. B. Galvin , and G. Gagne . Operating System Concepts . John Wiley and Sons , 6 edition, 2001 . A. Silberschatz, P. B. Galvin, and G. Gagne. Operating System Concepts. John Wiley and Sons, 6 edition, 2001."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/357172.357178"},{"key":"e_1_3_2_1_22_1","volume-title":"On Reductions and Livelocks in Asynchronous Parallel Computation","author":"Kwong Y.-S.","year":"1982","unstructured":"Y.-S. Kwong . On Reductions and Livelocks in Asynchronous Parallel Computation . UMI Research Press , 1982 . Y.-S. Kwong. On Reductions and Livelocks in Asynchronous Parallel Computation. UMI Research Press, 1982."},{"key":"e_1_3_2_1_23_1","first-page":"455","volume-title":"Proceedings of the International Seminar on Performance of Distributed and Parallel Systems","author":"Zahorjan J.","year":"1988","unstructured":"J. Zahorjan , E. D. Lazowska , and D. L. Eager . Spinning versus blocking in parallel systems with uncertainty . In Proceedings of the International Seminar on Performance of Distributed and Parallel Systems , pages 455 -- 472 , December 1988 . J. Zahorjan, E. D. Lazowska, and D. L. Eager. Spinning versus blocking in parallel systems with uncertainty. In Proceedings of the International Seminar on Performance of Distributed and Parallel Systems, pages 455--472, December 1988."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/121132.286599"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1994.1056"},{"key":"e_1_3_2_1_26_1","unstructured":"IA-32 Intel Architecture Software Developer's Manual Volume 2B: Instruction Set Reference. ftp:\/\/download.intel.com\/design\/Pentium4\/manuals\/25366717.pdf.  IA-32 Intel Architecture Software Developer's Manual Volume 2B: Instruction Set Reference. ftp:\/\/download.intel.com\/design\/Pentium4\/manuals\/25366717.pdf."},{"key":"e_1_3_2_1_27_1","unstructured":"AP-949 using spin-loops on Intel Pentium 4 and Intel Xeon processor version 2.1. http:\/\/cache-www.intel.com\/cd\/00\/00\/01\/76\/17689_w_spinlock.pdf.  AP-949 using spin-loops on Intel Pentium 4 and Intel Xeon processor version 2.1. http:\/\/cache-www.intel.com\/cd\/00\/00\/01\/76\/17689_w_spinlock.pdf."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/130616.130623"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/604174.604176"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065953"},{"key":"e_1_3_2_1_31_1","unstructured":"IA-32 Intel Architecture Software Developer's Manual Volume 3: System Programming Guide. ftp:\/\/download.intel.com\/design\/Pentium4\/manuals\/25366817.pdf.  IA-32 Intel Architecture Software Developer's Manual Volume 3: System Programming Guide. ftp:\/\/download.intel.com\/design\/Pentium4\/manuals\/25366817.pdf."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/99163.99185"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325100"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325102"},{"key":"e_1_3_2_1_35_1","volume-title":"Technical Report TR91-1006, Department of Computer Science","author":"Goodman J. R.","year":"1991","unstructured":"J. R. Goodman . Cache consistency and sequential consistency. Technical Report TR91-1006, Department of Computer Science , University of Illinois at Urbana-Champaign , February 1991 . J. R. Goodman. Cache consistency and sequential consistency. Technical Report TR91-1006, Department of Computer Science, University of Illinois at Urbana-Champaign, February 1991."},{"key":"e_1_3_2_1_36_1","unstructured":"OpenMP Specification version 2.5. http:\/\/www.openmp.org\/drupal\/mp-documents\/spec25.pdf.  OpenMP Specification version 2.5. http:\/\/www.openmp.org\/drupal\/mp-documents\/spec25.pdf."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxh109"},{"key":"e_1_3_2_1_38_1","unstructured":"How to avoid false sharing. http:\/\/www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/43813.htm.  How to avoid false sharing. http:\/\/www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/43813.htm."},{"key":"e_1_3_2_1_39_1","unstructured":"Intel\u00ae VTune#8482; Performance Analyzer 8.0 for Linux. http:\/\/www.intel.com\/cd\/software\/products\/asmo-na\/eng\/vtune\/vlin\/index.htm.  Intel\u00ae VTune#8482; Performance Analyzer 8.0 for Linux. http:\/\/www.intel.com\/cd\/software\/products\/asmo-na\/eng\/vtune\/vlin\/index.htm."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325150"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/42190.42277"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69330-7_13"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.947002"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782854"},{"key":"e_1_3_2_1_45_1","first-page":"241","volume-title":"Proceedings of SPIE - Real-Time Signal Processing IV","author":"Smith B. J.","year":"1981","unstructured":"B. J. Smith . Architecture and applications of the HEP multiprocessor computer system . In Proceedings of SPIE - Real-Time Signal Processing IV , pages 241 -- 248 , 1981 . B. J. Smith. Architecture and applications of the HEP multiprocessor computer system. In Proceedings of SPIE - Real-Time Signal Processing IV, pages 241--248, 1981."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237144"}],"event":{"name":"ICS06: International Conference on Supercomputing 2006","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Cairns Queensland Australia","acronym":"ICS06"},"container-title":["Proceedings of the 20th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183452","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1183401.1183452","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:14:36Z","timestamp":1750259676000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1183401.1183452"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,6,28]]},"references-count":45,"alternative-id":["10.1145\/1183401.1183452","10.1145\/1183401"],"URL":"https:\/\/doi.org\/10.1145\/1183401.1183452","relation":{},"subject":[],"published":{"date-parts":[[2006,6,28]]},"assertion":[{"value":"2006-06-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}