{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:52:08Z","timestamp":1747806728239},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2006,12,3]]},"DOI":"10.1145\/1185347.1185350","type":"proceedings-article","created":{"date-parts":[[2007,1,17]],"date-time":"2007-01-17T01:15:56Z","timestamp":1168996556000},"page":"11-20","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["Towards an efficient switch architecture for high-radix switches"],"prefix":"10.1145","author":[{"given":"G.","family":"Mora","sequence":"first","affiliation":[{"name":"Technical University of Valencia, Valencia, Spain"}]},{"given":"J.","family":"Flich","sequence":"additional","affiliation":[{"name":"Technical University of Valencia, Valencia, Spain"}]},{"given":"J.","family":"Duato","sequence":"additional","affiliation":[{"name":"Technical University of Valencia, Valencia, Spain"}]},{"given":"P.","family":"L\u00f3pez","sequence":"additional","affiliation":[{"name":"Technical University of Valencia, Valencia, Spain"}]},{"given":"E.","family":"Baydal","sequence":"additional","affiliation":[{"name":"Technical University of Valencia, Valencia, Spain"}]},{"given":"O.","family":"Lysne","sequence":"additional","affiliation":[{"name":"Simula Lab, Oslo, Norway"}]}],"member":"320","published-online":{"date-parts":[[2006,12,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced switching for the PCI express architecture - white paper. Available at http:\/\/www.intel.com\/technology\/pciexpress\/de\/AdvancedSwitching.pdf.  Advanced switching for the PCI express architecture - white paper. Available at http:\/\/www.intel.com\/technology\/pciexpress\/de\/AdvancedSwitching.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"Infiniband\u2122 trade association. http:\/\/www.infinibandta.com.  Infiniband\u2122 trade association. http:\/\/www.infinibandta.com."},{"key":"e_1_3_2_1_3_1","unstructured":"Myrinet 2000 series networking. Available at http:\/\/www.cspi.com\/multicomputer\/products\/2000_series_networking\/2000_networking.htm.  Myrinet 2000 series networking. Available at http:\/\/www.cspi.com\/multicomputer\/products\/2000_series_networking\/2000_networking.htm."},{"key":"e_1_3_2_1_4_1","unstructured":"Quadrics qsnet. Available at http:\/\/doc.quadrics.com.  Quadrics qsnet. Available at http:\/\/doc.quadrics.com."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161736"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325115"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/11587514_18"},{"key":"e_1_3_2_1_11_1","volume-title":"Fourth Hiroshima International Workshop on Nanoelectronics for Tera-Bit Information Processing","author":"Johguchi K.","year":"2005","unstructured":"K. Johguchi , Z. Zhu , K. Aoyama , Y. Mukuda , H. J. Mattausch , T. Koide , and T. Hironaka . Unified data\/instruction cache with distributed crossbar, hidden precharge pipeline and dynamic cmos logic . Fourth Hiroshima International Workshop on Nanoelectronics for Tera-Bit Information Processing , 2005 . K. Johguchi, Z. Zhu, K. Aoyama, Y. Mukuda, H. J. Mattausch, T. Koide, and T. Hironaka. Unified data\/instruction cache with distributed crossbar, hidden precharge pipeline and dynamic cmos logic. Fourth Hiroshima International Workshop on Nanoelectronics for Tera-Bit Information Processing, 2005."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/49.12886"},{"key":"e_1_3_2_1_13_1","article-title":"Input versus output queueing on a space-division packet switch","author":"Karol M. J.","year":"1987","unstructured":"M. J. Karol and . Input versus output queueing on a space-division packet switch . IEEE Transactions on Communications, COM-35(12):1347--1356 , 1987 . M. J. Karol and et al. Input versus output queueing on a space-division packet switch. IEEE Transactions on Communications, COM-35(12):1347--1356, 1987.","journal-title":"IEEE Transactions on Communications, COM-35(12):1347--1356"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.35"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/786452.786683"},{"key":"e_1_3_2_1_16_1","first-page":"348","volume-title":"Solid-State Circuits Conference, 1997. ESSCIRC '97. Proceedings of the 23rd European","author":"Mattausch H. J.","year":"1997","unstructured":"H. J. Mattausch . Hierarchical n-port memory architecture based on 1-port memory cells . Solid-State Circuits Conference, 1997. ESSCIRC '97. Proceedings of the 23rd European , pages 348 -- 351 , 1997 . H. J. Mattausch. Hierarchical n-port memory architecture based on 1-port memory cells. Solid-State Circuits Conference, 1997. ESSCIRC '97. Proceedings of the 23rd European, pages 348--351, 1997."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.566194"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.966256"},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of Hot Interconnects Symposium IV","author":"Scott S. L.","year":"1996","unstructured":"S. L. Scott and G. Thorson . The Cray T3E network: Adaptive routing in a high performance 3D torus . Proceedings of Hot Interconnects Symposium IV , August 1996 . S. L. Scott and G. Thorson. The Cray T3E network: Adaptive routing in a high performance 3D torus. Proceedings of Hot Interconnects Symposium IV, August 1996."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581253"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/633625.52439"},{"key":"e_1_3_2_1_22_1","volume-title":"ACM Supercomputing Conference","author":"Team I. B. M.","year":"2002","unstructured":"I. B. M. Team . An overview of Bluegene\/L supercomputer . In ACM Supercomputing Conference , Nov. 2002 . I. B. M. Team. An overview of Bluegene\/L supercomputer. In ACM Supercomputing Conference, Nov. 2002."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2007.18"}],"event":{"name":"ANCS06: Symposium on Architecture for Networking and Communications Systems","sponsor":["SIGCOMM ACM Special Interest Group on Data Communication","ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"San Jose California USA","acronym":"ANCS06"},"container-title":["Proceedings of the 2006 ACM\/IEEE symposium on Architecture for networking and communications systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1185347.1185350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T14:14:47Z","timestamp":1673100887000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1185347.1185350"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,12,3]]},"references-count":22,"alternative-id":["10.1145\/1185347.1185350","10.1145\/1185347"],"URL":"https:\/\/doi.org\/10.1145\/1185347.1185350","relation":{},"subject":[],"published":{"date-parts":[[2006,12,3]]},"assertion":[{"value":"2006-12-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}