{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:33Z","timestamp":1759146813803},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"1","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2007,3]]},"abstract":"<jats:p>Interconnection networks have been deployed as the communication fabric in a wide spectrum of parallel computer systems, ranging from chip multiprocessors (CMPs) and embedded multicore systems-on-a-chip (SoCs) to clusters and server blades. Recent technology trends have permitted a rapid growth of chip resources, faster clock rates, and wider communication bandwidths, however, these trends have also led to an increase in power consumption that is becoming a key limiting factor in the design of such scalable interconnected systems. Power-aware networks, therefore, need to become inherent components of single and multi-chip parallel systems. In the hardware arena, recent interconnection network power-management research work has employed limited-scope techniques that mostly focus on reducing the power consumed by the network communication links. As these limited-scope techniques are not tailored to the applications running on the network, power savings and the corresponding impact on network latency vary significantly from one application to the next as we demonstrate in this paper; in many cases, network performance can severely suffer. In the software arena, extensive research on compile-time optimizations has produced parallelizing compilers that can efficiently map an application onto hardware for high performance. However, research into power-aware parallelizing compilers is in its infancy. In this paper, we take the first steps toward tailoring applications' communication needs at run-time for low power. We propose software techniques that extend the flow of a parallelizing compiler in order to direct run-time network power reduction. We target network links, a significant power consumer in these systems, allowing dynamic voltage scaling (DVS) instructions extracted during static compilation to orchestrate link voltage and frequency transitions for power savings during application run-time. Concurrently, an online hardware mechanism measures network congestion levels and adapts these off-line DVS settings to maximize network performance. Our simulations over three existing parallel systems, ranging from very fine-grained single-chip to coarse-grained multi-chip architectures, show that link power consumption can be reduced by up to 76.3%, with a minor increase in latency, ranging from 0.18 to 6.78% across a number of benchmark suites.<\/jats:p>","DOI":"10.1145\/1216544.1216548","type":"journal-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:20:08Z","timestamp":1175800808000},"page":"5","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Software-directed power-aware interconnection networks"],"prefix":"10.1145","volume":"4","author":[{"given":"Vassos","family":"Soteriou","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, New Jersey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noel","family":"Eisley","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, New Jersey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, New Jersey"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.349"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500009"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344181"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111037.1111055"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.15"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.605766"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023849"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition.","volume":"1","author":"Hu J.","unstructured":"Hu , J. and Marculescu , R . 2004. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. Vol. 1 . 234--239. Hu, J. and Marculescu, R. 2004. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. Vol. 1. 234--239."},{"key":"e_1_2_1_10_1","unstructured":"InfiniBand 2006. InfiniBand Trade Alliance. The InfiniBand Architecture. Available {online}: http:\/\/www.infinibandta.org.  InfiniBand 2006. InfiniBand Trade Alliance. The InfiniBand Architecture. Available {online}: http:\/\/www.infinibandta.org."},{"key":"e_1_2_1_11_1","unstructured":"ITRS. 2005. Semiconductor Industry Association. International Technology Roadmap for Semiconductors available {online}: http:\/\/www.itrs.net\/Common\/2005ITRS\/Home2005.htm.  ITRS. 2005. Semiconductor Industry Association. International Technology Roadmap for Semiconductors available {online}: http:\/\/www.itrs.net\/Common\/2005ITRS\/Home2005.htm."},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition","volume":"2","author":"Jalabert A.","unstructured":"Jalabert , A. , Murali , S. , Benini , L. , and Micheli , G. D . 2004. \u00d7pipesCompiler: A tool for instantiating application specific networks on chip . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition , Vol. 2 . 884--889. Jalabert, A., Murali, S., Benini, L., and Micheli, G. D. 2004. \u00d7pipesCompiler: A tool for instantiating application specific networks on chip. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Vol. 2. 884--889."},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition","volume":"2","author":"Kadayif I.","unstructured":"Kadayif , I. , Kandemir , M. , and Kolcu , I . 2004. Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessors . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition , Vol. 2 . 1158--1163. Kadayif, I., Kandemir, M., and Kolcu, I. 2004. Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessors. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Vol. 2. 1158--1163."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.125"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871620"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the International Solid-State Circuits Conference. 1403--1413","author":"Kim J.","unstructured":"Kim , J. and Horowitz , M . 2002. Adaptive supply serial links with sub-1V operation and per-pin clock recovery . In Proceedings of the International Solid-State Circuits Conference. 1403--1413 . Kim, J. and Horowitz, M. 2002. Adaptive supply serial links with sub-1V operation and per-pin clock recovery. In Proceedings of the International Solid-State Circuits Conference. 1403--1413."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871610"},{"key":"e_1_2_1_18_1","volume-title":"Queueing Systems","author":"Kleinrock L.","unstructured":"Kleinrock , L. 1975. Queueing Systems . Vol. 1 . Wiley (Interscience) . New York. Kleinrock, L. 1975. Queueing Systems. Vol. 1. Wiley (Interscience). New York."},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the 30th International Symposium on Microarchitecture. 330--337","author":"Lee C.","unstructured":"Lee , C. , Potkonjak , M. , and Mangione-Smith , W. H . 1997. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems . In Proceedings of the 30th International Symposium on Microarchitecture. 330--337 . Lee, C., Potkonjak, M., and Mangione-Smith, W. H. 1997. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the 30th International Symposium on Microarchitecture. 330--337."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291018"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the International Conference on Computer Aided Design. 456--460","author":"Li F.","unstructured":"Li , F. , Chen , G. , and Kandemir , M . 2005. Compiler-directed voltage scaling on communication links for reducing power consumption . In Proceedings of the International Conference on Computer Aided Design. 456--460 . Li, F., Chen, G., and Kandemir, M. 2005. Compiler-directed voltage scaling on communication links for reducing power consumption. In Proceedings of the International Conference on Computer Aided Design. 456--460."},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the Design Automation and Test in Europe Conference and Exhibition","volume":"1","author":"Luo J.","unstructured":"Luo , J. , Peh , L.-S. , and Jha , N. K . 2003. Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems . In Proceedings of the Design Automation and Test in Europe Conference and Exhibition , Vol. 1 . 1150--1151. Luo, J., Peh, L.-S., and Jha, N. K. 2003. Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems. In Proceedings of the Design Automation and Test in Europe Conference and Exhibition, Vol. 1. 1150--1151."},{"key":"e_1_2_1_23_1","unstructured":"Mellanox. 2006. Mellanox Technologies Performance Price Power Volume Metric (PPPV). Available {online}: http:\/\/www.mellanox.com\/products\/shared\/PPPV.pdf.  Mellanox. 2006. Mellanox Technologies Performance Price Power Volume Metric (PPPV). Available {online}: http:\/\/www.mellanox.com\/products\/shared\/PPPV.pdf."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"e_1_2_1_25_1","first-page":"11","article-title":"RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors","volume":"35","author":"Pai V. S.","year":"1997","unstructured":"Pai , V. S. , Ranganathan , P. , and Adve , S. V. 1997 . RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors . IEEE Technical Committee on Computer Architecture (TCCA) Newsletter 35 , 11 (Oct.), 37--48. Pai, V. S., Ranganathan, P., and Adve, S. V. 1997. RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors. IEEE Technical Committee on Computer Architecture (TCCA) Newsletter 35, 11 (Oct.), 37--48.","journal-title":"IEEE Technical Committee on Computer Architecture (TCCA) Newsletter"},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the 15th International Conference on Computer Design. 408--416","author":"Patel C.","unstructured":"Patel , C. , Chai , S. , Yalamanchili , S. , and Schimmel , D . 1997. Power-constrained design of multiprocessor interconnection networks . In Proceedings of the 15th International Conference on Computer Design. 408--416 . Patel, C., Chai, S., Yalamanchili, S., and Schimmel, D. 1997. Power-constrained design of multiprocessor interconnection networks. In Proceedings of the 15th International Conference on Computer Design. 408--416."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/193209.193217"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513832"},{"key":"e_1_2_1_30_1","unstructured":"Shang L. 2002. PoPNet simulator. Available {online}: http:\/\/www.princeton.edu\/~lshang\/popnet. html.  Shang L. 2002. PoPNet simulator. Available {online}: http:\/\/www.princeton.edu\/~lshang\/popnet. html."},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the 9th International Symposium on High-Performance Computer Architecture. 79--90","author":"Shang L.","unstructured":"Shang , L. , Peh , L.-S. , and Jha , N. K . 2002. Dynamic voltage scaling with links for power optimization of interconnection networks . In Proceedings of the 9th International Symposium on High-Performance Computer Architecture. 79--90 . Shang, L., Peh, L.-S., and Jha, N. K. 2002. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proceedings of the 9th International Symposium on High-Performance Computer Architecture. 79--90."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016763"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the 22nd International Conference on Computer Design. 510--517","author":"Soteriou V.","unstructured":"Soteriou , V. and Peh , L . -S. 2004. Design-space exploration of power-aware on\/off interconnection networks . In Proceedings of the 22nd International Conference on Computer Design. 510--517 . Soteriou, V. and Peh, L.-S. 2004. Design-space exploration of power-aware on\/off interconnection networks. In Proceedings of the 22nd International Conference on Computer Design. 510--517."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086333"},{"key":"e_1_2_1_35_1","unstructured":"SPEC. 2006. The Standard Performance Evaluation Corporation. Available {online}: http:\/\/www.spec.org\/.  SPEC. 2006. The Standard Performance Evaluation Corporation. Available {online}: http:\/\/www.spec.org\/."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2004.5"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the 31st International Symposium on Computer Architecture. 2--13","author":"Taylor M. B.","unstructured":"Taylor , M. B. , Lee , W. , Miller , J. , Wentzlaff , D. , Bratt , I. , Greenwald , B. , Hoffmann , H. , Johnson , P. , Kim , J. , Psota , J. , Saraf , A. , Shnidman , N. , Strumpen , V. , Frank , M. , Amarasinghe , S. , and Agarwal , A . 2004. Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams . In Proceedings of the 31st International Symposium on Computer Architecture. 2--13 . Taylor, M. B., Lee, W., Miller, J., Wentzlaff, D., Bratt, I., Greenwald, B., Hoffmann, H., Johnson, P., Kim, J., Psota, J., Saraf, A., Shnidman, N., Strumpen, V., Frank, M., Amarasinghe, S., and Agarwal, A. 2004. Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams. In Proceedings of the 31st International Symposium on Computer Architecture. 2--13."},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the 35th International Symposium on Microarchitecture. 294--305","author":"Wang H.","unstructured":"Wang , H. , Zhu , X. , Peh , L.-S. , and Malik , S . 2002. Orion: A power-performance simulator for interconnection networks . In Proceedings of the 35th International Symposium on Microarchitecture. 294--305 . Wang, H., Zhu, X., Peh, L.-S., and Malik, S. 2002. Orion: A power-performance simulator for interconnection networks. In Proceedings of the 35th International Symposium on Microarchitecture. 294--305."},{"key":"e_1_2_1_39_1","first-page":"11","article-title":"A variable-frequency parallel I\/O interface with adaptive power-supply regulation","volume":"35","author":"Wei G.-Y.","year":"2000","unstructured":"Wei , G.-Y. , Kim , J. , Liu , D. , Sidiropoulos , S. , and Horowitz , M. A. 2000 . A variable-frequency parallel I\/O interface with adaptive power-supply regulation . Solid-State Circuits 35 , 11 (Nov.), 1600--1610. Wei, G.-Y., Kim, J., Liu, D., Sidiropoulos, S., and Horowitz, M. A. 2000. A variable-frequency parallel I\/O interface with adaptive power-supply regulation. Solid-State Circuits 35, 11 (Nov.), 1600--1610.","journal-title":"Solid-State Circuits"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581221"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781138"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1216544.1216548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T20:51:59Z","timestamp":1672260719000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1216544.1216548"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3]]},"references-count":42,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2007,3]]}},"alternative-id":["10.1145\/1216544.1216548"],"URL":"https:\/\/doi.org\/10.1145\/1216544.1216548","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,3]]},"assertion":[{"value":"2007-03-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}