{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T05:32:13Z","timestamp":1737005533179,"version":"3.33.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,2,18]]},"DOI":"10.1145\/1216919.1216921","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"3-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["A routing fabric for monolithically stacked 3D-FPGA"],"prefix":"10.1145","author":[{"given":"Mingjie","family":"Lin","sequence":"first","affiliation":[{"name":"Stanford University, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abbas","family":"El Gamal","sequence":"additional","affiliation":[{"name":"Stanford University, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,2,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.812496"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"S. M. Jung J. Jang W. Cho J. Moon K. Kwak B. Choi B. Hwang H. Lim J. Jeong J. Kim and K. Kim \"The revolutionary and truly 3-dimensional 25F2 SRAM cell technology with the smallest S3 (Stacked Single-crystal Si) cell 0.16um2 and SSTFT(Stacked Single-crystal Thin Film Transistor) for ultra high density SRAM \" in technical digest of 2004 VLSI technology symposium pp. 228--229 2004. S. M. Jung J. Jang W. Cho J. Moon K. Kwak B. Choi B. Hwang H. Lim J. Jeong J. Kim and K. Kim \"The revolutionary and truly 3-dimensional 25F2 SRAM cell technology with the smallest S3 (Stacked Single-crystal Si) cell 0.16um2 and SSTFT(Stacked Single-crystal Thin Film Transistor) for ultra high density SRAM \" in technical digest of 2004 VLSI technology symposium pp. 228--229 2004.","DOI":"10.1109\/VLSIT.2004.1345495"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117219"},{"volume-title":"USA: Kluwer Academic Publishers","year":"1999","author":"Betz V.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503052"},{"key":"e_1_3_2_1_6_1","unstructured":"V. George Low Energy Field-Programmable Gate Array. PhD thesis UC Berkeley 2000. V. George Low Energy Field-Programmable Gate Array. PhD thesis UC Berkeley 2000."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503050"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"V. Betz and J. Rose \"Directional bias and non-uniformity in FPGA global routing architectures \" in Proceedings of the 1996 IEEE\/ACM international conference on Computer-aided design pp. 652--659 1997. V. Betz and J. Rose \"Directional bias and non-uniformity in FPGA global routing architectures \" in Proceedings of the 1996 IEEE\/ACM international conference on Computer-aided design pp. 652--659 1997.","DOI":"10.1109\/ICCAD.1996.571342"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.475966"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.293111"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"E. Friedman \"Clock distribution design in VLSI circuits - an overview \" in Proceedings of IEEE International Symposium on Circuits and Systems pp. 1475--1478 May 1993. E. Friedman \"Clock distribution design in VLSI circuits - an overview \" in Proceedings of IEEE International Symposium on Circuits and Systems pp. 1475--1478 May 1993.","DOI":"10.1109\/ISCAS.1993.692936"}],"event":{"name":"FPGA07: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA07"},"container-title":["Proceedings of the 2007 ACM\/SIGDA 15th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1216919.1216921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,15]],"date-time":"2025-01-15T16:11:25Z","timestamp":1736957485000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1216919.1216921"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,2,18]]},"references-count":14,"alternative-id":["10.1145\/1216919.1216921","10.1145\/1216919"],"URL":"https:\/\/doi.org\/10.1145\/1216919.1216921","relation":{},"subject":[],"published":{"date-parts":[[2007,2,18]]},"assertion":[{"value":"2007-02-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}