{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T18:46:48Z","timestamp":1730314008483,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,2,18]]},"DOI":"10.1145\/1216919.1216922","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"13-22","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Design of a logic element for implementing an asynchronous FPGA"],"prefix":"10.1145","author":[{"given":"Scott C.","family":"Smith","sequence":"first","affiliation":[{"name":"University of Missouri - Rolla, Rolla, MO"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,2,18]]},"reference":[{"volume-title":"Boston","year":"2001","author":"McCardle J.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","first-page":"61","article-title":"CMOS Circuit Design of Threshold Gates with Hysteresis","author":"Sobelman G. E.","year":"1998","journal-title":"IEEE International Symposium on Circuits and Systems (II)"},{"volume-title":"Asynchronous FPGA for NULL Convention Logic Circuits,\" Master's Thesis, Department of Electrical & Computer Engineering, University of Missouri - Rolla","year":"2005","author":"Balasubramanian Arun","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1044925"},{"key":"e_1_3_2_1_5_1","unstructured":"A. J. Martin \"Programming in VLSI \" in Development in Concurrency and Communication Addison-Wesley pp. 1--64 1990.]]   A. J. Martin \"Programming in VLSI \" in Development in Concurrency and Communication Addison-Wesley pp. 1--64 1990.]]"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(92)90001-F"},{"key":"e_1_3_2_1_7_1","first-page":"137","article-title":"Checking delay-insensitivity: 104 gates and beyond","author":"Kondratyev A.","year":"2002","journal-title":"Eighth International Symposium on Asynchronous Circuits and Systems"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.12.004"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(01)00013-X"},{"volume-title":"11th International Conference on Field Programmable Logic and Applications","year":"2001","author":"Keller E.","key":"e_1_3_2_1_10_1"},{"volume-title":"Military and Aerospace Applications of Programmable Devices and Technologies Conference","year":"1998","author":"Lamb D. R.","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","unstructured":"C. L. Seitz \"System Timing \" in Introduction to VLSI Systems Addison-Wesley pp. 218--262 1980.]]  C. L. Seitz \"System Timing \" in Introduction to VLSI Systems Addison-Wesley pp. 218--262 1980.]]"},{"key":"e_1_3_2_1_13_1","unstructured":"D. E. Muller \"Asynchronous Logics and Application to Information Processing \" in Switching Theory in Space Technology Stanford University Press pp. 289--297 1963.]]  D. E. Muller \"Asynchronous Logics and Application to Information Processing \" in Switching Theory in Space Technology Stanford University Press pp. 289--297 1963.]]"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/784892.784966"},{"key":"e_1_3_2_1_15_1","first-page":"143","volume-title":"NULL Convention Digital Circuits Utilizing the Bit-wise Completion Strategy,\" International Conference on VLSI","author":"Smith S. C.","year":"2003"},{"key":"e_1_3_2_1_16_1","unstructured":"N. P. Singh \"A Design Methodology for Self-Timed Systems \" Master's Thesis MIT\/LCS\/TR-258 Laboratory for Computer Science MIT 1981.]]   N. P. Singh \"A Design Methodology for Self-Timed Systems \" Master's Thesis MIT\/LCS\/TR-258 Laboratory for Computer Science MIT 1981.]]"},{"key":"e_1_3_2_1_17_1","unstructured":"T. S. Anantharaman \"A Delay Insensitive Regular Expression Recognizer \" IEEE VLSI Technology Bulletin Sept. 1986.]]  T. S. Anantharaman \"A Delay Insensitive Regular Expression Recognizer \" IEEE VLSI Technology Bulletin Sept. 1986.]]"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.123377"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/159754.159757"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1994.303848"},{"key":"e_1_3_2_1_21_1","unstructured":"K. Maheswaran \"Implementing Self-Timed Circuits in Field Programmable Gate Arrays \" Mater's Thesis University of California - Davis 1995.]]  K. Maheswaran \"Implementing Self-Timed Circuits in Field Programmable Gate Arrays \" Mater's Thesis University of California - Davis 1995.]]"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/647922.741040"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954693"},{"key":"e_1_3_2_1_24_1","first-page":"21","article-title":"Implementation of a Programmable Phased Logic Cell","volume":"2","author":"Aydin M.","year":"2002","journal-title":"45 th Midwest Symposium on Circuits and Systems"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.88"},{"key":"e_1_3_2_1_26_1","first-page":"170","article-title":"An Architecture for Asynchronous FPGAs","author":"Wong C. G.","year":"2003","journal-title":"IEEE International Conference on Field-Programmable Technology"},{"volume-title":"Custom Integrated Circuits Conference","year":"2006","author":"Manohar R.","key":"e_1_3_2_1_27_1"},{"key":"e_1_3_2_1_28_1","first-page":"1961","article-title":"Delay Insensitive NCL Reconfigurable Logic","volume":"4","author":"Meekins K.","year":"2002","journal-title":"IEEE Aerospace Conference"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.537126"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775962"},{"key":"e_1_3_2_1_31_1","first-page":"178","article-title":"Design and Characterization of NULL Convention Arithmetic Logic Units","author":"Bandapati S. K.","year":"2003","journal-title":"International Conference on VLSI"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1246161"},{"key":"e_1_3_2_1_33_1","first-page":"407","volume-title":"NULL Convention Combinational Circuits to Fully Utilize Gate-Level Pipelining for Maximum Throughput,\" The 2004 International Conference on VLSI","author":"Smith S. C.","year":"2004"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2006.02.012"}],"event":{"name":"FPGA07: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA07"},"container-title":["Proceedings of the 2007 ACM\/SIGDA 15th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1216919.1216922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T01:01:36Z","timestamp":1672966896000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1216919.1216922"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,2,18]]},"references-count":34,"alternative-id":["10.1145\/1216919.1216922","10.1145\/1216919"],"URL":"https:\/\/doi.org\/10.1145\/1216919.1216922","relation":{},"subject":[],"published":{"date-parts":[[2007,2,18]]},"assertion":[{"value":"2007-02-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}