{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:09:44Z","timestamp":1763467784139},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,2,18]]},"DOI":"10.1145\/1216919.1216927","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["An FPGA-based Pentium\u00ae in a complete desktop system"],"prefix":"10.1145","author":[{"given":"Shih-Lien L.","family":"Lu","sequence":"first","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Yiannacouras","sequence":"additional","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Kassa","sequence":"additional","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Konow","sequence":"additional","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taeweon","family":"Suh","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,2,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"LEON SPARC. http:\/\/www.gaisler.com.  LEON SPARC. http:\/\/www.gaisler.com."},{"key":"e_1_3_2_1_2_1","unstructured":"Opencores.org. http:\/\/www.opencores.org.  Opencores.org. http:\/\/www.opencores.org."},{"key":"e_1_3_2_1_3_1","unstructured":"OpenSPARC. http:\/\/opensparc.sunsource.net\/.  OpenSPARC. http:\/\/opensparc.sunsource.net\/."},{"key":"e_1_3_2_1_4_1","unstructured":"PowerPC. http:\/\/www.power.org.  PowerPC. http:\/\/www.power.org."},{"key":"e_1_3_2_1_5_1","unstructured":"T. Austin and D. Burger. The SimpleScalar Tool Set Version 3.0 1998.  T. Austin and D. Burger. The SimpleScalar Tool Set Version 3.0 1998."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.131"},{"key":"e_1_3_2_1_7_1","volume-title":"Full-System Simulators. In Workshop on Architecture Research using FPGA Platforms in the 12th International Symposium on High-Performance Computer Architecture","author":"Chiou D.","year":"2006"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_11_1","unstructured":"L. Granboulan. AES Timings of the Best Known Implementations. http:\/\/www.di.ens.fr\/ granboul\/recherche\/AES\/timings.html 2000.  L. Granboulan. AES Timings of the Best Known Implementations. http:\/\/www.di.ens.fr\/ granboul\/recherche\/AES\/timings.html 2000."},{"key":"e_1_3_2_1_12_1","unstructured":"Hifn. 4450 HIPP III Storage Security Processor 2006.  Hifn. 4450 HIPP III Storage Security Processor 2006."},{"key":"e_1_3_2_1_13_1","unstructured":"Intel. The Pentium Datasheet 1997.  Intel. The Pentium Datasheet 1997."},{"key":"e_1_3_2_1_14_1","volume-title":"Symposium on High-Performance Computer Architecture. Workshop on Architecture Research using FPGA Platforms","year":"2005"},{"key":"e_1_3_2_1_15_1","volume-title":"Liquid Architecture. In International Parallel and Distributed Processing Symposium: Workshop on Next Generation Software","author":"Jones P.","year":"2004"},{"key":"e_1_3_2_1_16_1","volume-title":"Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture","author":"Kasper J.","year":"2005"},{"key":"e_1_3_2_1_17_1","volume-title":"ATLAS: A Scalable Emulator for Transactional Parallel Systems. In Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture","author":"Kozyrakis C.","year":"2005"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"key":"e_1_3_2_1_19_1","volume-title":"Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture","author":"Lu S.-L.","year":"2005"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/88.473612"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233553"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117231"}],"event":{"name":"FPGA07: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2007","location":"Monterey California USA","acronym":"FPGA07","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2007 ACM\/SIGDA 15th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1216919.1216927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T01:02:08Z","timestamp":1672966928000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1216919.1216927"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,2,18]]},"references-count":20,"alternative-id":["10.1145\/1216919.1216927","10.1145\/1216919"],"URL":"https:\/\/doi.org\/10.1145\/1216919.1216927","relation":{},"subject":[],"published":{"date-parts":[[2007,2,18]]},"assertion":[{"value":"2007-02-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}