{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:09:41Z","timestamp":1763467781519,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,2,18]],"date-time":"2007-02-18T00:00:00Z","timestamp":1171756800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,2,18]]},"DOI":"10.1145\/1216919.1216930","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"71-79","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Variation-aware routing for FPGAs"],"prefix":"10.1145","author":[{"given":"Satish","family":"Sivaswamy","sequence":"first","affiliation":[{"name":"University of Minnesota, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kia","family":"Bazargan","sequence":"additional","affiliation":[{"name":"University of Minnesota, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,2,18]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"International Conference on Computer-Aided Design","author":"Guthaus M.R.","year":"2005","unstructured":"M.R. Guthaus , N. Venkateswaran , C. Visweswariah , V. Zolotov , \" Gate Sizing using Incremental Parameterized Statistical Timing Analysis\" , International Conference on Computer-Aided Design , 2005 . M.R. Guthaus, N. Venkateswaran, C. Visweswariah, V. Zolotov, \"Gate Sizing using Incremental Parameterized Statistical Timing Analysis\", International Conference on Computer-Aided Design, 2005."},{"key":"e_1_3_2_1_2_1","volume-title":"International Conference on Computer-Aided Design","author":"Chopra K.","year":"2005","unstructured":"K. Chopra , S. Shah , A. Srivastava , A. Blaauw , D. Sylvester , \" Parametric Yield Maximization using Gate sizing based on efficient Statistical Power and Delay gradient computation \", International Conference on Computer-Aided Design , 2005 . K. Chopra, S. Shah, A. Srivastava, A. Blaauw, D. Sylvester, \"Parametric Yield Maximization using Gate sizing based on efficient Statistical Power and Delay gradient computation\", International Conference on Computer-Aided Design, 2005."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996694"},{"key":"e_1_3_2_1_4_1","volume-title":"International Conference on Computer-Aided Design","author":"Wong H.Y.","year":"2005","unstructured":"H.Y. Wong , L. Cheng , Y. Lin , L. Hei , \" FPGA Device and Architecture Evalutaion Considering Process Variations\" , International Conference on Computer-Aided Design , 2005 . H.Y. Wong, L. Cheng, Y. Lin, L. Hei, \"FPGA Device and Architecture Evalutaion Considering Process Variations\", International Conference on Computer-Aided Design, 2005."},{"key":"e_1_3_2_1_5_1","volume-title":"International Conference on Field Programmable Logic and Applications","author":"Lin Y.","year":"2006","unstructured":"Y. Lin , M. Hutton , L. Hei , \" Placement and Timing for FPG As Considering Variations\" , International Conference on Field Programmable Logic and Applications , August 2006 . Y. Lin, M. Hutton, L. Hei, \"Placement and Timing for FPGAs Considering Variations\", International Conference on Field Programmable Logic and Applications, August 2006."},{"key":"e_1_3_2_1_6_1","unstructured":"Berkeley Device Group \"Predictive Technology model\" in http:\/\/www.eas.asu.edu\/ptm  Berkeley Device Group \"Predictive Technology model\" in http:\/\/www.eas.asu.edu\/ptm"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"I.T. Jolliffe \"Principal Component Analysis\". SpringerVerlag New York 1986.  I.T. Jolliffe \"Principal Component Analysis\". SpringerVerlag New York 1986.","DOI":"10.1007\/978-1-4757-1904-8"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.2.145"},{"key":"e_1_3_2_1_11_1","unstructured":"OpenAccess Gear: Library Core of EDA algorithms and infrastructure for OpenAccess in http:\/\/www.openedatools.org\/projects\/oagear  OpenAccess Gear: Library Core of EDA algorithms and infrastructure for OpenAccess in http:\/\/www.openedatools.org\/projects\/oagear"},{"key":"e_1_3_2_1_12_1","volume-title":"Kluwer Academic Publishers","author":"Betz V.","year":"1999","unstructured":"V. Betz , J. Rose , A. Marquardt , \" Architecture and CAD for Deep-Submicron FPGAs\". Kluwer Academic Publishers , Boston , 1999 . V. Betz, J. Rose, A. Marquardt, \"Architecture and CAD for Deep-Submicron FPGAs\". Kluwer Academic Publishers, Boston, 1999."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_14_1","unstructured":"SIS\n  : A System for Sequential Circuit Synthesis. Release 1.2. UC Berkely Software Distribution.  SIS: A System for Sequential Circuit Synthesis. Release 1.2. UC Berkely Software Distribution."},{"key":"e_1_3_2_1_15_1","unstructured":"\"Capo A large scale fixed-die placer from UCLA \" Available at http:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/Placement.  \"Capo A large scale fixed-die placer from UCLA \" Available at http:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/Placement."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378461"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996663"}],"event":{"name":"FPGA07: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA07"},"container-title":["Proceedings of the 2007 ACM\/SIGDA 15th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1216919.1216930","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1216919.1216930","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:32Z","timestamp":1750258052000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1216919.1216930"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,2,18]]},"references-count":17,"alternative-id":["10.1145\/1216919.1216930","10.1145\/1216919"],"URL":"https:\/\/doi.org\/10.1145\/1216919.1216930","relation":{},"subject":[],"published":{"date-parts":[[2007,2,18]]},"assertion":[{"value":"2007-02-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}