{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T23:10:24Z","timestamp":1771888224411,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,2,18]],"date-time":"2007-02-18T00:00:00Z","timestamp":1171756800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,2,18]]},"DOI":"10.1145\/1216919.1216950","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"188-196","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":71,"title":["Efficient hardware checkpointing"],"prefix":"10.1145","author":[{"given":"Dirk","family":"Koch","sequence":"first","affiliation":[{"name":"University of Erlangen-Nuremberg, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Haubelt","sequence":"additional","affiliation":[{"name":"University of Erlangen-Nuremberg, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[{"name":"University of Erlangen-Nuremberg, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,2,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera webpage: http:\/\/www.altera.com.]]  Altera webpage: http:\/\/www.altera.com.]]"},{"key":"e_1_3_2_1_2_1","unstructured":"http:\/\/www.synopsys.com\/products\/test\/.]]  http:\/\/www.synopsys.com\/products\/test\/.]]"},{"key":"e_1_3_2_1_4_1","first-page":"77","volume-title":"IEEE Symposium on FPGAs for Custom Computing Machines","author":"Brebner G.","year":"1997","unstructured":"G. Brebner . The Swappable Logic Unit: A Paradigm for Virtual Hardware. In K. L. Pocek and J. Arnold, editors , IEEE Symposium on FPGAs for Custom Computing Machines , pages 77 -- 86 , Los Alamitos, CA , April 1997 .]] G. Brebner. The Swappable Logic Unit: A Paradigm for Virtual Hardware. In K. L. Pocek and J. Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 77--86, Los Alamitos, CA, April 1997.]]"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.801609"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/568522.568525"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/826038.826924"},{"key":"e_1_3_2_1_8_1","first-page":"223","volume-title":"Context Saving and Restoring for Multitasking in Reconfigurable Systems. In 15th International Conference on Field Programmable Logic and Applications","author":"Kalte H.","year":"2005","unstructured":"H. Kalte and M. Porrmann . Context Saving and Restoring for Multitasking in Reconfigurable Systems. In 15th International Conference on Field Programmable Logic and Applications , pages 223 -- 228 , 24 - 28 Aug. 2005 .]] H. Kalte and M. Porrmann. Context Saving and Restoring for Multitasking in Reconfigurable Systems. In 15th International Conference on Field Programmable Logic and Applications, pages 223--228, 24 - 28 Aug. 2005.]]"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/647929.740236"},{"key":"e_1_3_2_1_10_1","first-page":"78","volume-title":"Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines","author":"Scalera S. M.","unstructured":"S. M. Scalera and J. R. Vzquez . The Design and Implementation of a Context Switching FPGA . In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines , page 78 . IEEE Computer Society, 1998.]] S. M. Scalera and J. R. Vzquez. The Design and Implementation of a Context Switching FPGA. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, page 78. IEEE Computer Society, 1998.]]"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/647927.739382"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"e_1_3_2_1_13_1","first-page":"22","volume-title":"Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM '97)","author":"Trimberger S.","unstructured":"S. Trimberger , D. Carberry , A. Johnson , and J. Wong . A time-multiplexed FPGA . In Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM '97) , page 22 . IEEE Computer Society, 1997.]] S. Trimberger, D. Carberry, A. Johnson, and J. Wong. A time-multiplexed FPGA. In Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM '97), page 22. IEEE Computer Society, 1997.]]"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/647928.739887"},{"key":"e_1_3_2_1_15_1","unstructured":"Xilinx webpage: http:\/\/www.xilinx.com.]]  Xilinx webpage: http:\/\/www.xilinx.com.]]"},{"key":"e_1_3_2_1_16_1","first-page":"143","volume-title":"Adaptive Fault Recovery for Networked Reconfigurable Systems. In FCCM '03: Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","author":"Xu W.","year":"2003","unstructured":"W. Xu , R. Ramanarayanan , and R. Tessier . Adaptive Fault Recovery for Networked Reconfigurable Systems. In FCCM '03: Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines , page 143 , Washington, DC, USA , 2003 . IEEE Computer Society.]] W. Xu, R. Ramanarayanan, and R. Tessier. Adaptive Fault Recovery for Networked Reconfigurable Systems. In FCCM '03: Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, page 143, Washington, DC, USA, 2003. IEEE Computer Society.]]"}],"event":{"name":"FPGA07: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2007","location":"Monterey California USA","acronym":"FPGA07","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2007 ACM\/SIGDA 15th international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1216919.1216950","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1216919.1216950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:32Z","timestamp":1750258052000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1216919.1216950"}},"subtitle":["concepts, overhead analysis, and implementation"],"short-title":[],"issued":{"date-parts":[[2007,2,18]]},"references-count":15,"alternative-id":["10.1145\/1216919.1216950","10.1145\/1216919"],"URL":"https:\/\/doi.org\/10.1145\/1216919.1216950","relation":{},"subject":[],"published":{"date-parts":[[2007,2,18]]},"assertion":[{"value":"2007-02-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}