{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T08:16:10Z","timestamp":1709367370182},"reference-count":0,"publisher":"Association for Computing Machinery (ACM)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst.","TODAES"],"published-print":{"date-parts":[[2007,1,1]]},"DOI":"10.1145\/1217088.1217095","type":"journal-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:20:08Z","timestamp":1175800808000},"page":"7-es","source":"Crossref","is-referenced-by-count":0,"title":["Hierarchical partitioning of VLSI floorplans by staircases"],"prefix":"10.1145","volume":"12","author":[{"given":"Subhashis","family":"Majumder","sequence":"first","affiliation":[]},{"given":"Susmita","family":"Sur-Kolay","sequence":"additional","affiliation":[]},{"given":"Bhargab B.","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"Swarup Kumar","family":"Das","sequence":"additional","affiliation":[]}],"member":"320","container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","deposited":{"date-parts":[[2014,11,4]],"date-time":"2014-11-04T17:01:51Z","timestamp":1415120511000},"score":1,"resource":{"primary":{"URL":"http:\/\/portal.acm.org\/citation.cfm?doid=1217088.1217095"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,1,1]]},"references-count":0,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2007,1,1]]}},"URL":"https:\/\/doi.org\/10.1145\/1217088.1217095","relation":{},"ISSN":["1084-4309"],"issn-type":[{"value":"1084-4309","type":"print"}],"subject":[],"published":{"date-parts":[[2007,1,1]]}}}