{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:34Z","timestamp":1750307914570,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228789","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"529-533","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Low-voltage limitations of deep-sub-100-nm CMOS LSIs"],"prefix":"10.1145","author":[{"given":"Kiyoo","family":"Itoh","sequence":"first","affiliation":[{"name":"Hitachi Ltd., Kokubunji, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanao","family":"Yamaoka","sequence":"additional","affiliation":[{"name":"Hitachi Ltd., Kokubunji, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takayuki","family":"Kawahara","sequence":"additional","affiliation":[{"name":"Hitachi Ltd., Kokubunji, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"K. Itoh VLSI Memory Chip Design Springer-Verlag 2001. K. Itoh VLSI Memory Chip Design Springer-Verlag 2001.","DOI":"10.1007\/978-3-662-04478-0"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0525"},{"key":"e_1_3_2_1_3_1","unstructured":"K. Itoh ISCAS Dig. 2006. K. Itoh ISCAS Dig. 2006."},{"key":"e_1_3_2_1_4_1","unstructured":"R. Tsuchiya IEDM Dig. pp. 631--634 2004. R. Tsuchiya IEDM Dig. pp. 631--634 2004."},{"key":"e_1_3_2_1_5_1","first-page":"288","volume-title":"Symp. VLSI Circuits Dig.","author":"Yamaoka M.","year":"2004"},{"key":"e_1_3_2_1_6_1","first-page":"58","volume-title":"Symp. Low Power Electronics Dig.","author":"Assaderaghi F.","year":"1994"},{"key":"e_1_3_2_1_7_1","unstructured":"G. Ono ESSCIRC Dig. pp. 391--394 2004. G. Ono ESSCIRC Dig. pp. 391--394 2004."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165602"},{"key":"e_1_3_2_1_9_1","unstructured":"K. Hardee ISSCC Dig. pp. 200--201 2004. K. Hardee ISSCC Dig. pp. 200--201 2004."},{"key":"e_1_3_2_1_10_1","first-page":"228","volume-title":"Symp. VLSI Circuits Dig.","author":"Luk W. K.","year":"2006"},{"key":"e_1_3_2_1_11_1","unstructured":"M. Khellah ISSCC Dig. pp. 624--625 2006. M. Khellah ISSCC Dig. pp. 624--625 2006."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"M. Yamaoka A-SSCC Dig. pp. 109--112 2005. M. Yamaoka A-SSCC Dig. pp. 109--112 2005.","DOI":"10.1109\/ASSCC.2005.251677"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"K. Itoh CICC Dig. pp. 339--344 2004. K. Itoh CICC Dig. pp. 339--344 2004.","DOI":"10.1016\/j.crma.2004.07.004"},{"volume-title":"Int. Test Conf.","year":"2005","author":"Gill S.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.805402"},{"key":"e_1_3_2_1_16_1","first-page":"870","author":"Gotou H.","year":"1987","journal-title":"Dig. Tech. Papers"},{"key":"e_1_3_2_1_17_1","unstructured":"K. Osada ISSCC Dig. pp. 168--169 2001. K. Osada ISSCC Dig. pp. 168--169 2001."},{"key":"e_1_3_2_1_18_1","first-page":"103","volume-title":"SOI Conf. Dig.","author":"Itoh K.","year":"2006"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"K. Itoh Ultra-Low Voltage Nano-Scale Memories Springer to be published in 2007. K. Itoh Ultra-Low Voltage Nano-Scale Memories Springer to be published in 2007.","DOI":"10.1007\/978-0-387-68853-4"}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228789","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:56Z","timestamp":1750258076000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228789"}},"subtitle":["view of memory designers"],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":19,"alternative-id":["10.1145\/1228784.1228789","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228789","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}