{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:02Z","timestamp":1759146482278,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228802","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"49-54","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Simultaneous reduction in test data volume and test time for TRC-reseeding"],"prefix":"10.1145","author":[{"given":"Bin","family":"Zhou","sequence":"first","affiliation":[{"name":"Harbin Institute of Technology, Harbin, China"}]},{"given":"Yi-Zheng","family":"Ye","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology, Harbin, China"}]},{"given":"Yong-Sheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology, Harbin, China"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.199807"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(99)00041-7"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.856978"},{"key":"e_1_3_2_1_4_1","first-page":"200","volume-title":"Test Conf.","author":"Bardell P. H.","year":"1982","unstructured":"P. H. Bardell and W. H. McAnney , \" Self-testing of multichip logic modules,\" Int . Test Conf. , Nov. 1982 , pp. 200 -- 204 . P. H. Bardell and W. H. McAnney, \"Self-testing of multichip logic modules,\" Int. Test Conf., Nov. 1982, pp. 200--204."},{"key":"e_1_3_2_1_5_1","first-page":"37","volume-title":"Test Conf.","author":"Konemann B.","year":"1979","unstructured":"B. Konemann , J. Mucha , and C. Zwiehoff , \" Built-in logic block observation technique,\" Int . Test Conf. , Oct. 1979 , pp. 37 -- 41 . B. Konemann, J. Mucha, and C. Zwiehoff, \"Built-in logic block observation technique,\" Int. Test Conf., Oct. 1979, pp. 37--41."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.21818"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801564"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.894170"},{"key":"e_1_3_2_1_9_1","first-page":"72","article-title":"waminathan, \"Built-in Self Testing of High-Performance Circuits Using Twisted-Ring Counters","author":"Chakrbarty Krishnendu","year":"2000","unstructured":"Krishnendu Chakrbarty , and Shivakumar S . waminathan, \"Built-in Self Testing of High-Performance Circuits Using Twisted-Ring Counters ,\" IEEE International Symposium on Circuits and Systems , May , 2000 , pp. 72 -- 75 . Krishnendu Chakrbarty, and Shivakumar S. waminathan, \"Built-in Self Testing of High-Performance Circuits Using Twisted-Ring Counters,\" IEEE International Symposium on Circuits and Systems, May, 2000, pp.72--75.","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1188267"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855977"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.105"}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228802","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:57Z","timestamp":1750258077000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228802"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":12,"alternative-id":["10.1145\/1228784.1228802","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228802","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}