{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:34Z","timestamp":1750307914859,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,3,11]],"date-time":"2007-03-11T00:00:00Z","timestamp":1173571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,3,11]]},"DOI":"10.1145\/1228784.1228817","type":"proceedings-article","created":{"date-parts":[[2007,4,5]],"date-time":"2007-04-05T19:41:00Z","timestamp":1175802060000},"page":"120-125","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Transition-activity aware design of reduction-stages for parallel multipliers"],"prefix":"10.1145","author":[{"given":"Saeeid Tahmasbi","family":"Oskuii","sequence":"first","affiliation":[{"name":"Norwegian University of Science and Technology, Trondheim, Norway"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Per Gunnar","family":"Kjeldsberg","sequence":"additional","affiliation":[{"name":"Norwegian University of Science and Technology, Trondheim, Norway"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oscar","family":"Gustafsson","sequence":"additional","affiliation":[{"name":"Link\u00f6ping University, Link\u00f6ping, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,3,11]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"199","article-title":"de Angel and E. Swartzlander. Low power parallel multipliers","author":"E","year":"1996","unstructured":"E . de Angel and E. Swartzlander. Low power parallel multipliers . VLSI Signal Processing IX : 199 -- 208 , Oct. 1996 . E. de Angel and E. Swartzlander. Low power parallel multipliers. VLSI Signal Processing IX:199--208, Oct. 1996.","journal-title":"VLSI Signal Processing"},{"key":"e_1_3_2_1_2_1","volume-title":"DSP Integrated Circuits","author":"Wanhammar L.","year":"1999","unstructured":"L. Wanhammar . DSP Integrated Circuits , chapter 11. Academic Press , New York, USA , 1999 . L. Wanhammar. DSP Integrated Circuits, chapter 11. Academic Press, New York, USA, 1999."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223648"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287779"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1993.397168"},{"key":"e_1_3_2_1_7_1","first-page":"574","article-title":"On parallel digital multipliers","volume":"45","author":"Dadda L.","year":"1976","unstructured":"L. Dadda . On parallel digital multipliers . Alta Frequenza , 45 : 574 -- 580 , 1976 . L. Dadda. On parallel digital multipliers. Alta Frequenza, 45:574--580, 1976.","journal-title":"Alta Frequenza"},{"key":"e_1_3_2_1_8_1","first-page":"151","volume-title":"VLSI '81","author":"Denyer P.","year":"1981","unstructured":"P. Denyer and D. Myers . Carry-save arrays for VLSI signal processing . In VLSI '81 , (J.P. Gray, ed.), Academic Press , New York , pages 151 -- 160 , 1981 . P. Denyer and D. Myers. Carry-save arrays for VLSI signal processing. In VLSI '81, (J.P. Gray, ed.), Academic Press, New York, pages 151--160, 1981."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1970.222881"},{"key":"e_1_3_2_1_11_1","volume-title":"Digital Computer Design","author":"Braun E.","year":"1963","unstructured":"E. Braun . Digital Computer Design . Academic Press , New York, USA , 1963 . E. Braun. Digital Computer Design. Academic Press, New York, USA, 1963."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"e_1_3_2_1_14_1","first-page":"534","volume-title":"Proc. ICCAD","author":"Cirit M.","year":"1987","unstructured":"M. Cirit . Estimating dynamic power consumption of CMOS circuits . In Proc. ICCAD , pages 534 -- 537 , Nov. 1987 . M. Cirit. Estimating dynamic power consumption of CMOS circuits. In Proc. ICCAD, pages 534--537, Nov. 1987."},{"key":"e_1_3_2_1_15_1","first-page":"62","volume-title":"Proc. of ISCAS","volume":"1","author":"Khoo K.","year":"1999","unstructured":"K. Khoo , Z. Yu , and A. Willson . Improved-booth encoding for low-power multipliers . In Proc. of ISCAS , volume 1 , pages 62 -- 65 , May 1999 . K. Khoo, Z. Yu, and A. Willson. Improved-booth encoding for low-power multipliers. In Proc. of ISCAS, volume 1, pages 62--65, May 1999."},{"key":"e_1_3_2_1_16_1","volume-title":"Specification and Design of Embedded Systems","author":"Gajski D.","year":"1994","unstructured":"D. Gajski , F. Vahid , S. Narayan , and J. Gong . Specification and Design of Embedded Systems , chapter 6. Prentice Hall , New Jersey, USA , 1994 . D. Gajski, F. Vahid, S. Narayan, and J. Gong. Specification and Design of Embedded Systems, chapter 6. Prentice Hall, New Jersey, USA, 1994."},{"key":"e_1_3_2_1_17_1","first-page":"571","volume-title":"SiPS","author":"Yu Z.","year":"2000","unstructured":"Z. Yu , L. Wasserman , and A. Willson . A painless way to reduce power dissipation by over 18% in booth-encoded carry-save array multipliers for DSP In Proc . SiPS , pages 571 -- 580 , Oct. 2000 . Z. Yu, L. Wasserman, and A. Willson. A painless way to reduce power dissipation by over 18% in booth-encoded carry-save array multipliers for DSP In Proc. SiPS, pages 571--580, Oct. 2000."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196628"}],"event":{"name":"GLSVLSI07: Great Lakes Symposium on VLSI 2007","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Stresa-Lago Maggiore Italy","acronym":"GLSVLSI07"},"container-title":["Proceedings of the 17th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228817","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1228784.1228817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:57Z","timestamp":1750258077000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1228784.1228817"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,11]]},"references-count":19,"alternative-id":["10.1145\/1228784.1228817","10.1145\/1228784"],"URL":"https:\/\/doi.org\/10.1145\/1228784.1228817","relation":{},"subject":[],"published":{"date-parts":[[2007,3,11]]},"assertion":[{"value":"2007-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}